


RE Transactions ELECTRONIC COMPUTERS



Volume EC-9

DECEMBER, 1960

Number 4

Published Quarterly

TABLE OF CONTENTS

CONTRIBUTIONS

Improvements to Current Switching.....	<i>F. K. Buelow</i>	415
System Application of Hybrid Logic Circuitry.....	<i>J. T. Lynch and J. J. Karew</i>	418
Esaki Diode Logic Circuits.....	<i>G. W. Neff, S. A. Butler, and D. L. Critchlow</i>	423
Tunnel Diode Logic Circuits.....	<i>R. H. Bergman</i>	430
A Secondary-Emission Pulse Circuit, Its Analysis and Application.....	<i>Jan A. Narud</i>	439
An Electrically Alterable Nondestructive Twistor Memory.....	<i>R. L. Gray</i>	451
Current Build-Up in Avalanche Transistors with Resistance Loads.....	<i>Douglas J. Hamilton</i>	456
High-Speed Transistorized Adder for a Digital Computer.....	<i>Forrest Salter</i>	461
Fast High-Accuracy Binary Parallel Addition.....	<i>Herbert C. Hendrickson</i>	465
Characterizing Experiments for Finite-Memory Binary Automata.....	<i>Arthur Gill</i>	469
Statistical Recognition Functions and the Design of Pattern Recognizers.....	<i>T. Marill and D. M. Green</i>	472
The Simplification of Multiple-Output Switching Networks Composed of Unilateral Devices.....	<i>G. C. Vandling</i>	477
Uniqueness of Weighted Code Representations.....	<i>G. P. Weeg</i>	487
Analog Representation of Poisson's Equation in Two Dimensions.....	<i>R. J. Martin, N. A. Masnari, and J. E. Rowe</i>	490
A New, Solid-State, Nonlinear Analog Component.....	<i>L. D. Kovach and W. Comley</i>	496
Solving Integral Equations on a Repetitive Differential Analyzer.....	<i>R. Tomović and N. Parezanović</i>	503
A New Technique for Analog Integration and Differentiation.....	<i>M. A. Thoma</i>	507
Correction to "Conditional-Sum Addition Logic", by <i>J. Sklansky</i>		509

CORRESPONDENCE

A Note on the Simultaneous-Carry-Generation System for High-Speed Adders.....	<i>M. Lehman and N. Burla</i>	510
Periodic Binary Time Series and Their Relation to Boolean Functions.....	<i>P. J. van Heerden</i>	510
Contributors.....		511
REVIEWS OF BOOKS AND PAPERS IN THE COMPUTER FIELD (For detailed contents, see back cover).....		515
Abstracts of Current Computer Literature.....		531
Two-Year Cumulative Index for Abstracts of Current Computer Literature.....		547
PGEC News.....		573
Notices.....		574
Annual Index.....	<i>Follows page</i>	578

882
I2

PUBLISHED BY THE
Professional Group on ELECTRONIC COMPUTERS

IRE PROFESSIONAL GROUP ON ELECTRONIC COMPUTERS

The Professional Group on Electronic Computers is an association of IRE members with professional interest in the field of Electronic Computers. All IRE members are eligible for membership, and will receive all Group publications upon payment of a fee of \$4.00 per year, 1960. Members of certain other professional societies are eligible to be Affiliates of PGECC. See the inside back cover.

PGECC OFFICERS

ARNOLD A. COHEN, *Chairman*

Remington Rand Univac, St. Paul 16, Minn.

FRANK E. HEART, *Vice Chairman*

M.I.T. Lincoln Laboratory
Lexington 73, Mass.

EDWARD D. ZIMMER, *Secretary-Treasurer*

Control Data Corp., 501 Park Ave.
Minneapolis 15, Minn.

PGECC ADMINISTRATIVE COMMITTEE

Term Ending 1961

W. L. ANDERSON
A. A. COHEN
R. O. ENDRES
D. HAAGENS
F. E. HEART
K. W. UNCAPHER

Term Ending 1962

Y. M. HILL
E. C. JOHNSON
L. G. F. JONES
R. W. MELVILLE
M. J. RELIS

Term Ending 1963

W. E. BRADLEY
W. T. CLARY
L. FEIN
S. LUBKIN
R. L. Sisson
L. J. SPIEKER

COMMITTEES

Membership

R. T. BLAKELY, *Chairman*
T. O. ELLIS, *Vice Chairman for Affiliates*

Awards

F. E. HEART, *Chairman*

Student Activities

R. W. MELVILLE, *Chairman*

Sectional Activities

W. S. SPEER, *Chairman*

Conferences and Symposia

W. A. ANDERSON, *Chairman*

Membership Survey

K. W. UNCAPHER, *Chairman*

Publications Advisory

W. BUCHHOLZ, *Chairman*

Bibliography

L. F. G. JONES, *Chairman*

Constitution and Bylaws

C. W. ROSENTHAL, *Chairman*

Inter-Society Relations

W. H. WARE, *Chairman*

1961 IRE Intn'l Convention Representative

E. C. JOHNSON

NJCC Representatives

W. BUCHHOLZ
A. A. COHEN, *ex officio*
F. E. HEART
W. H. WARE

EDITORIAL BOARD

H. E. TOMPKINS, *Editor*

E. J. MCCLUSKEY, JR., *Reviews Editor*

T. C. BARTEE, *Assistant Reviews Editor*

W. J. CADDEN, *Assistant Reviews Editor*

J. R. ANDERSON

J. E. ROBERTSON

M. RUBINOFF

F. P. BROOKS, JR.

STANLEY ROGERS

J. R. WEINER

IRE Transactions® on Electronic Computers

Published by The Institute of Radio Engineers, Inc., for the Professional Group on Electronic Computers at 1 East 79 Street, New York 21, N.Y. Responsibility for the contents rests upon the authors and not upon the IRE, the Group, or its members. Individual copies of this issue and all available back issues may be purchased at the following prices: IRE members (one copy) \$2.25, libraries and colleges \$3.25, all others \$4.50. Address requests to the Institute of Radio Engineers, 1 East 79 Street, N.Y. 21, N.Y.

Notice to Authors: Address all papers and editorial correspondence to H. E. Tompkins at the address on the inside back cover. To avoid delay and inconvenience in the processing of manuscripts, please follow the procedure suggested there.

COPYRIGHT © 1960—THE INSTITUTE OF RADIO ENGINEERS, INC.
Printed in U.S.A.

All rights, including translation, are reserved by the IRE. Requests for republication privileges should be addressed to the Institute of Radio Engineers.

Improvements to Current Switching*

F. K. BUELOW†, MEMBER, IRE

Summary—Diode switching circuits have been used in connection with emitter followers and current switching circuits to solve a new set of system building blocks. These blocks exhibit typical delays under five millimicroseconds. Diodes cost less and are physically smaller than transistors; therefore, this new system is cheaper and faster than an all-current switching system and permits at least a fivefold increase in packaging density.

INTRODUCTION

THIS PAPER describes a circuit technique used to obtain logic blocks with delays under five millimicroseconds. A wide range of transistor and diode types were used. The transistors can be generally characterized as 200-mw transistors with a gain-bandwidth product greater than 400 megacycles and emitter-base breakdown voltages of over 3.5 volts. The diodes have recovery times which are typically less than 3 μ sec when switched from 3 ma forward to 6 volts through 2 kilohms. These components represent some of the highest speed transistors and diodes that are commercially available and were used in an effort to obtain high switching speeds. However, the basic circuit technique is applicable to lower speed, lower cost devices.

BASIC CIRCUIT

The basic circuit concept consists of current-switching (hereafter referred to as CS) circuits¹ supplemented by diode-switching circuits and emitter followers (EF's). (See Fig. 1 for the combined circuit.) Current-switching circuits and emitter followers have the inherent high-speed advantage of operating out of saturation. CS circuits also have good sensitivity to small signal swings, well-defined output signal levels, fast rise and fall times, and both normal and inverted output signals. Unfortunately, the standard CS logic block¹ requires an additional transistor for each logical input. In addition to being expensive, the extra transistors slow up switching times because they add capacitance at the common emitter and collector nodes. An alternative to an all-CS system is to replace some of the CS blocks by diode blocks. If diodes are used at the input, then the output of the CS block must be made capable of driving diodes. This requires a high-current driver such as an emitter follower.

If we build such a system of diode-CS-EF circuits, the delay across the emitter followers and diodes is typi-

cally under 2 μ sec, while, because of the increased base drive, the CS block switches 2 or 3 μ sec faster than in an all-CS system. Since diodes and CS circuits represent two levels of logic, we have an effective reduction in logical delay of approximately 50 per cent. In this case, either diode AND's or diode OR's could be used at each input to the CS circuit which acts as an OR, level setter, and inverter. However, any logical expression can be reduced, by well-known means, to a minimum sum form. Circuit implementation of this form requires AND's feeding one (and only one) OR. To be logically complete, the option of an inverted output must be available. This leads directly to the circuit shown in Fig. 2.




Fig. 1—Diode extension to current switching.




Fig. 2—Basic logic block. This block can readily implement the minimum sum form of any function.

* Received by the PGEC, April 1, 1960. The work reported here was supported by the AF Cambridge Res. Ctr. under Contract No. F19 (604)-4152.

† Product Dev. Lab., Data Systems Div., IBM Corp., Poughkeepsie, N. Y.

¹ H. S. Yourke, "Millimicrosecond transistor current switching circuits," IRE TRANS. ON CIRCUIT THEORY, vol. CT-4, pp. 236-240; September, 1957.

Designing for one, and only one, OR directly on the output of the AND means that EF's are needed only for driving AND's; therefore, only one type of transistor is required. If n - p - n 's are chosen, it is convenient to let a negative voltage level represent a logical "one."

The problem of different dc levels at the input and output of the CS is eliminated by the use of a zener diode as a class A dc translator.

If signal level and rise time are reasonably well preserved at the output of a diode OR, level setting may not be required. Then it becomes possible to do without the CS (provided inversion is not also required), and simply couple diode stages with EF's as shown in Fig. 3. (The reason for the core in the emitter circuit is explained below.) If a silicon diode is used as an OR, this circuit can be balanced to show no nominal dc shift from input to output.

DESIGN CONSIDERATIONS

The emitter-base breakdown voltage of the CS transistors sets a limit on the maximum allowable signal swing. With such a signal swing, the maximum number of diode-EF stages between CS blocks is limited by signal attenuation and dc shift. If all components are at their worst-case tolerances, the signal shift is so large that it is difficult to design for two stages of diode-EF's. However, the probability of all transistors, diodes, and resistors being at their worst-case tolerance seems remote. We have, therefore, resorted to a synthetic sampling technique (Monte Carlo method²) to develop a realistic estimate of the possible dc shift. This was done by using an IBM-704 to randomly choose component parameter values within given limits and with any specified distribution. The computer was then used to solve an equation for the particular performance parameter under consideration, once for each set of randomly chosen component parameters. This process was repeated, usually 10,000 times, and the results were automatically tabulated to give the distribution of the desired performance parameter (Fig. 4). Statistically, we have found that a reasonable number of stages based on this method is approximately twice as many as would be indicated by a worst-case design philosophy. If the unlikely combination of worst-case components does occur, it will be found in testing assembled circuits before inclusion in a machine.

Long chains of emitter followers and diodes, although permitted in a dc analysis, have an unhappy tendency to oscillate. Figs. 5 and 6 show the more common modes of oscillation. With 500-Mc mesa transistors, 3 or 4 μmf of stray capacitance from emitter to base [Fig. 5(a)] will yield oscillations in the 50 to 100-Mc range. Very small values of stray inductance at the collector [Fig. 5(b)] will cause oscillations in the 250 to 500-Mc range. Careful packaging can eliminate these two feedback modes, but two other modes are still possible. An examination of the transfer function of an emitter follower will show that ringing is almost inevitable with a good voltage drive at the base. Fortunately, our transi-

ent drive is more closely approximated by a constant current source. Finally, if the input impedance is measured or calculated as a function of frequency [Fig. 6(b)] it is found to be a negative resistance and capacitive reactance over a wide frequency spectrum. If sufficient inductance is present at the base, large oscillations can occur (10 volts peak-to-peak with ± 6




Fig. 3—Emitter follower coupled with diode AND/OR stage.




Fig. 4—Statistical analysis of signal levels. A synthetic sampling technique (Monte Carlo method) was used to develop a realistic estimate of the probable failure rate.




FIG. 5—Oscillation modes in emitter followers due to feedback through stray capacitance and inductance.




Fig. 6—Oscillation modes in emitter followers due to low base impedance or stray inductance at the base.

² L. Hellerman, "Monte Carlo Analysis and Design Programs," IBM Corp., New York, N. Y., Tech. Note No. TN00. 11000. 354; April, 1959.

lt supplies). Fortunately, with the small values of stray inductance usually encountered, matching of inductance to base capacitance occurs only at very high frequencies where the negative input resistance is small. This small negative resistance proves troublesome, and various means of compensation can be used. More careful wiring, additional resistance in the base or emitter, feedback from collector to base are all effective for stabilization, but the most generally useful in our application is a ferrite core at the emitter. This acts as a stray inductance which will help compensate for stray capacitance and yet does not affect the dc levels. Ferrite cores and careful wiring will permit chain lengths of four to six diode-EF stages between CS circuits.

CIRCUIT DELAY

If we attribute no logical usefulness to the CS circuit, it would be the case when it is used only for level setting, then the average delay of a logic block in any chain of logic is reduced by limiting the use of CS circuits. Clearly, the longer a chain of diode-EF stages between CS circuits, the smaller the average delay. The exact measurement of delay is somewhat difficult. The impedance level is high enough at most points to be affected by an oscilloscope probe. At low-impedance points, such as CS outputs, the rise time is generally faster than the minimum rise time of available oscilloscopes. Somewhat arbitrarily, we have elected to take delay measurements at the 50 per cent point of transitions at CS outputs, and to average the delay for the number of logic blocks between CS circuits. A typical delay measurement and typical waveforms are shown in Figs. 7 and 8. In this case, we have two-input AND's




Fig. 7—Typical chain for delay measurements.




Fig. 8—Typical waveforms with worst-case diode recovery

feeding two-input OR's with a fan-out of 5 from EF's. Inputs to AND's and OR's are biased to simulate worst-case diode recovery at all points. Fig. 8 shows the deterioration in fall time under these conditions. The apparent total lack of delay across the CS is due to loading of the input waveform by the oscilloscope probe. For this typical case, we have a total delay of approximately 20 μsec across 6 diode-EF stages and a CS circuit representing, in all, 12 levels of logic, or an average delay per logic block of 1.7 μsec . Further variations in component tolerances, power supplies, additional wiring capacitance, and chain lengths will yield a possible skew between best and worst cases as shown in Figs. 9 and 10. A reduction in fan-out will reduce both best- and worst-case delays. These circuit delays are very strongly influenced by packaging. Wire lengths are very important because of the loading effects of stray capacitance as well as the basic limit of 1 μsec per foot propa-




Fig. 9—Best-case and worst-case propagation delay on the negative-going transition.




Fig. 10—Best-case and worst-case propagation delay on the positive-going transition.

gation velocity. Compact packaging and the associated short wire lengths become a goal simply to obtain high-speed operation.

The diode circuits presented here lend themselves to very simple, compact packaging. An examination of the full adder shown in Fig. 11 shows how easily a three-dimensional array is achieved. The diodes shown can be packaged readily in a 1-inch \times 1-inch \times $\frac{1}{2}$ -inch space. When intermixed on a printed-wiring card with transistors and other components, the net effect is a five to tenfold increase in circuit density over an all-CS system. Any further increase in density would increase the power density to the point where conventional air cooling techniques are not adequate. These circuits therefore not only offer a high speed potential, but they do so at a lower cost than all-transistor circuits. Further, because of the ease of packaging, they can be easily adapted to existing machine systems.




Fig. 11—Full adder with diodes arranged in a three-dimensional matrix.

System Application of Hybrid Logic Circuitry*

J. T. LYNCH†, MEMBER, IRE, AND J. J. KAREW†, MEMBER, IRE

Summary—A comparative performance rating of circuit techniques for performing logical functions in digital systems may be based upon:

- 1) Reliability and simplicity
- 2) Input and output capabilities
- 3) Propagation time
- 4) Cost.

The "Hybrid Transistor Diode Logic" (HTDL) circuit technique employs either diodes or emitter follower transistors as gates and buffers, to maximize the circuit performance rating. The HTDL technique thus combines the advantages of lumped and distributed gain circuits. The cascading of diodes and emitter followers in logical gate matrices can be analyzed as the transmission of binary signals through a video system of a given bandwidth. The HTDL technique optimizes the use of the transistor through nonsaturating, low-impedance circuitry. This optimum use of 200–500 megacycle gain-bandwidth transistors is primarily limited by present-day packaging techniques and their inductive and capacitive loading effects upon the circuits. The development of macromodule packaging techniques, using 200–500 mc transistors, in HTDL circuitry, would permit system speeds (synchronous clock rates) to exceed 50 Mc.

INTRODUCTION

THE performance rating of digital logical elements, normally composed of gates (AND-OR), toggles (flip-flops), and buffers (logic amplifiers), can be evaluated in terms of a functional figure of merit [1].

This figure of merit can be based upon:

- 1) Reliability and simplicity of the logical elements,
- 2) Permitted number of inputs and outputs (fan-in and fan-out) per logical element,
- 3) Propagation time per logical element,
- 4) Cost per logical element, including maintenance cost.

There exist many circuit techniques [2]–[7] for performing logical functions, and they can be generally classified into two principal operational modes:

- 1) Lumped-gain system (passive gates, such as diodes, with buffers distributed throughout the logic network);
- 2) Distributed-gain system (active gates, such as transistors, which perform the dual functions of gating and buffering).

Most of the techniques incorporate either of these two modes but rarely combine the two in any one system.


The study of a typical logic flow chain, such as in the arithmetic or control section of a synchronous digital computer, indicates that the logic signal normally has a large divergence (fan-out) requirement at the output of a storage element (flip-flop). This fact dictates that buffers are required to supply the necessary power to the large number of gates to be driven. The output requirement of the chain converges to one as the logic signal

* Received by the PGEC, March 11, 1960; revised manuscript received, August 22, 1960.

† Great Valley Lab., Burroughs Corp., Paoli, Pa.

In the hybrid technique, the operation of the transistor as an emitter-follower, in its linear region, per-

² The logical "1" defined as the more negative state of the two signal levels.



NEGATIVE LOGIC

(-3 VOLT LEVEL)='1'
(0 VOLT LEVEL)=0

$$X = [(ABC) + D + E] FG + H$$

Fig. 2—Typical gate matrix.

mits the use of cascaded video amplifier analysis to be applied. In such a system, the propagation of a pulse with a specified transition time is dependent upon the composite frequency bandwidth of the system. The composite bandwidth is dependent upon the active device (transistor) and the passive-circuit (RC) bandwidth. For a given transistor gain-bandwidth figure of merit, the composite system bandwidth can be maximized by increasing the power consumption of the system (minimization of the circuit resistance). A simplified expression for the transition time can be given as [9]


$$t_c = A(T_a + T_p) \ln \frac{1}{1 - 0.9 \left[\frac{V_0}{V_i} \cdot \frac{1}{A} \right]}, \quad (1)$$

where

t_c = circuit transition time (0 to 90%),
 T_a = time constant of transistor ($1/\omega_{ca}$),
 T_p = passive circuit time constant = RC ,
 V_0 = output voltage swing,
 V_i = input voltage swing,
 A = transistor amplification factor (limits between α and $\alpha/(1-\alpha)$).

As seen from the expression for transition time, the circuit can be limited by the passive or the active time constants.

If we were to plot the dependence characteristics of transition or propagation time normalized with respect



* COST CALCULATED AT PRESENT MARKET PRICES IN QUANTITIES IN EXCESS OF 1,000 AND LESS THAN 100,000

Fig. 3—Evolution of gate circuitry.

to the transistor time constant (T_a), we would obtain a curve as shown in Fig. 4. This figure essentially shows that the plot of circuit transition or propagation time as the magnitude of the passive time constant (resistor circuit capacitance product, neglecting any inductive effects) is varied by means of increasing or decreasing the magnitude of the gate current.

In synchronous digital systems, the allowable propagation time for a logic gate, for a given clock repetition rate, is limited by the propagation time through the storage element (flip-flop) and the number of logic gates required in the logic matrix chain. This can be defined in time as

$$t = t_1 + nt_2, \quad (2)$$

where

t = time between clock pulses,
 t_1 = propagation time through flip-flop circuit,
 t_2 = propagation time through gate circuit,
 n = number of gates required in chain.

The propagation of a pulse with a specified transition period can be maintained if the frequency bandwidth of the system equals or exceeds the relationship [10]:

$$BW(n) = \frac{0.35}{t_c}, \quad (3)$$




Fig. 4—Passive-active propagation time trade-off.

where

$BW(n)$ = frequency bandwidth of n stages,
 t_c = transition time of pulse being propagated.

The bandwidth of a single circuit in a chain of (n) homogeneous video stages must have a bandwidth as indicated by [11]:

$$BW(1) = \frac{BW(n)}{[2^{1/n} - 1]^{1/2}} \quad (4)$$

by combining (3) and (4)

$$BW(1) = \frac{0.35}{t_c [2^{1/n} - 1]^{1/2}} \quad (5)$$

A graph (Fig. 5) for determining the bandwidth per stage $n = 1, 2, 4, 8$ for the propagation of a defined transition period pulse can be applied to aid designing the system.

Example

For a 100-nanosecond (10-Mc) clock rate, the required number of logic stages in a chain is eight. The maximum transition time pulse that can be propagated without loss of amplitude is equal to one half the clock rate, or 50 nanoseconds. From Fig. 5, a single stage, in a cascaded chain of eight stages, must have a composite bandwidth of at least 25 Mc to be able to propagate a pulse with 50 nanoseconds transition time.

SYSTEM CONSIDERATION

The design of the individual circuit is only the first step to the successful utilization of the circuit in the system.

Some of the system aspects which must be considered when specifying a logical building block employing a




Fig. 5—Transition time bandwidth chart.

given circuit are:

- 1) Lead inductance and line capacity,
- 2) Fan-in, fan-out requirements,
- 3) Packaging concept,
- 4) Machine organization.

The relative importance of these items is primarily a function of the speed of the system. For a low-speed machine, the individual circuits can easily be designed to incorporate the system requirements, but for a high-speed machine, an electronic engineering effort must be carried into the machine-fabrication stage.

The point that the above items play in a high-speed machine can be illustrated by discussing the problems and the solutions associated with three high-speed machines that have been or are being constructed. For purpose of discussion the three machines can be described as:

Machine	Synchronous Repetition Rate	Component Count (approx.)	State of Construction
A	7 Mc	30,000	completed
B	30 Mc	5,000	completed
C	10 Mc	1,000,000	under fabrication

Machine A was a test vehicle designed to investigate the problems associated with high-speed systems. Machine C is the outgrowth of the project. Machine B was another test vehicle concerned with the problem in the 20–50 Mc region.

The first step in all these systems is the initial circuit breadboard. At this point, the compromise must be made between the theoretical limits in machine speed and practical considerations. It is possible to mechanize small systems with repetition rates in excess of 50 Mc, where the individual gate delays are less than a nanosecond. Such a machine must be bought at a high price,

however, and the price to be paid includes large power consumption and restricted fan-in fan-out capability.

The 30-Mc system (Machine B) is an attempt to convert a large portion of the theoretically attainable speed into a working system. The two major conditions that the logicians and the packaging people had to satisfy were:

- a) The differential fan-out capability of a gate was limited to two.
- b) The cumulative number of feet of hook-up wire could not exceed three feet. (The signal delay per foot of wire, including two inches of printed circuitry, is about four millimicroseconds.)

In order to describe a system adequately, (2) (discussed in the previous section) must be rewritten:

$$t = t_1 + nt_2 + t_3 \quad (6)$$

when t , t_1 , n , and t_2 are as defined, and t_3 is the delay due to cumulative wire length between storage elements. For the 30-Mc machine, $t = 33$ nanoseconds, $t_1 = 12$ nanoseconds, $n = 8$, $t_2 = 1$ nanosecond, and $t_3 = 10$ –12 nanoseconds. Note that a full one-third of the delay is due to the packaging concept employed. Machine C, because of the 1,000,000 components required to mechanize the system, pays a much more severe packaging penalty. In this system, even if the logical circuits introduced zero delay, machine speed would be limited to 20 Mc.

Packaging density, when one contemplates a high-speed machine, has thus become at least as important as the circuitry. Packaging is important not only because it contributes heavily to logical delay, but also because it directly affects the back-plane layout. In fact, packaging is often the limit in the fan-out capability of a driving source. For the 10-Mc system the charts shown in Figs. 6 and 7 were generated as an aid to machine layout.

Fig. 6 is an inductive noise determination chart. The maximum tolerable noise voltage was limited to 10 per cent of the signal voltage or 0.3 volts, and was calculated on the basis of $v_{noise} = L(\Delta I/\Delta T)$ for a specified wire inductance per unit length. The chart in Fig. 6 must be satisfied in order to keep the inductive noise level to less than 0.3 volt, or 10 per cent of the logical signal level. To satisfy this condition for a given transition time associated with the logical signal, a maximum current-length product of 15 milliamperes feet (ma-ft) of open hook-up wire should not be exceeded. This means that a lead for a single AND gate (approximately 2.3 ma) would be limited to a length of six feet if the limit of inductive noise generated were the only consideration. If there were four gates located three feet from the source of drive, a single line could not be used for transmission because of the induction noise generated ($4 \times 2.3 \times 3 > 15$).

The limit in branching many less heavily loaded lines is determined by Fig. 7, which was generated on the




Fig. 6—Inductive noise determination chart.




Fig. 7—Capacitor loading chart.

basis that the capacitive loading of a foot of open wire including two inches of printed circuit is approximately 15 pf per foot. The horizontal lines on the chart make up the capacitive driving capability for various driving sources associated with the machine. A gate output, for instance, is capable of driving 100 pf of capacitive load. For the above examples, both the single AND input and the four AND inputs being fed on two lines could be driven by a gate output, since the loading is less than 100 pf. If the number of inputs to be driven were six and they were each three feet away, it would be necessary to buffer the gate output with a medium buffer (MB, Fig. 7) in order to drive the capacitive load.

The packaging concept used on Machines B and C limits the number of components per cubic foot to about 20,000, including the connectors and the back-plane wiring. There is now a full-scale development program underway at Burroughs to increase the packing density to over 20,000 components per cubic foot [12]. This test vehicle is due to be completed in about nine months. When finished, it will push the system performance of present transistor-diode circuitry closer to the breadboard limit of 50–60 Mc.

CONCLUSIONS

The hybrid transistor diode logic technique combines the advantages of lumped- and distributed-gain systems

maximum system flexibility and efficiency. Essentially, this technique combines all of the following desirable characteristics for a digital system:

- 1) Optimizes the use of the transistor, by its linear region usage, thereby permitting non-rigid requirements of specifications.
- 2) Achieves a minimum logical gate propagation time through the use of non-saturating, low-impedance circuitry.
- 3) Provides for large fan-in and fan-out capability.
- 4) Achieves maximum reliability through the use of a minimum number of required components.
- 5) Achieves optimum logical flexibility and signal distribution by optimum use of lumped- and distributed-gain systems.
- 6) Minimizes system cost through the use of diode gates and dual use of transistors as gates and buffers.

The speed of the system, in which these circuits are used, is heavily dependent upon the packaging concept which establishes the detrimental limits of inductive and capacitance loading upon the system.

BIBLIOGRAPHY

- [1] H. Lukoff, L. M. Spandorfer, and F. F. Lee, "Design of Univac-LARC system: II," *Proc. EJCC*, Boston, Mass., December 1-3, 1959, pp. 66-74.
- [2] R. H. Beter, W. E. Bradley, R. B. Brown, and M. Rubinoff, "Direct coupled transistor circuits," *Electronics*, vol. 28, pp. 132-136; June, 1955.
- [3] C. L. Wanlass, "Transistor circuitry for digital computers," *IRE TRANS. ON ELECTRONIC COMPUTERS*, vol. EC-4, pp. 11-16; March, 1955.
- [4] H. E. Tompkins, "The design of Dual Range Transistor Circuits for Minimum Standby Current Systems," *Solid State Circuits Conf.*, Univ. of Pa., Philadelphia, February 12-13, 1957; *Digest of Tech. Papers*, pp. 13-15.
- [5] M. Rubinoff, "A new family of transistor switching circuits," *Trans. AIEE*, vol. 76, pt. 1 (*Commun. and Elec.*, no. 31), pp. 286-289; July, 1957.
- [6] H. S. Yourke, "Millimicrosecond transistor current switching circuits," *IRE TRANS. ON CIRCUIT THEORY*, vol. CT-4, pp. 236-240; September, 1957.
- [7] C. Campbell, "New Configurations in Current Switching Networks," *Solid State Circuits Conf.*, Univ. of Pa., Philadelphia, February 20-21, 1958; *Digest of Tech. Papers*, pp. 18-20.
- [8] R. H. Baker, "Boosting transistor switching speed," *Electronics*, vol. 30, pp. 190-193; March, 1957.
- [9] D. E. Deutch, "Junction transistor switching characteristics, in 'Transistors I,'" RCA Labs., Camden, N. J., pp. 625-627; 1956.
- [10] H. A. Samulon, "Spectrum analysis of transient response curves," *Proc. IRE*, vol. 39, pp. 175-186; February, 1951.
- [11] T. L. Martin, Jr., "Ultrahigh Frequency Engineering," Prentice-Hall, Inc., New York, N. Y., pp. 137-140; 1950.
- [12] S. Schneider, "The Macro-Module Program," presented at Amer. Rocket Soc., 14th Annual Meeting, Washington, D. C.; November 16, 1959.

Esaki Diode Logic Circuits*

G. W. NEFF†, S. A. BUTLER†, MEMBER, IRE, AND D. L. CRITCHLOW†

Summary—The Esaki diode is a potentially low-cost, high-speed two-terminal device exhibiting a short-circuit-stable negative resistance over a portion of its volt-ampere characteristic. By proper biasing and loading, it can be used to perform power amplification and memory functions. In this paper, a variety of digital computer circuits (a result of an early exploratory program) is described which utilizes the above properties. In particular, shift registers, triggers, and counters are presented.

The following shift registers are described: 1) A register which consists of one Esaki diode and one conventional diode per stage. Shifting is accomplished with a two-phase square-wave drive. The Esaki diode provides memory and power gain, and the conventional diode provides a unilateral flow of information. 2) A register which combines Esaki diodes with square-loop ferromagnetic cores. Again the Esaki diode provides memory and power gain. Upon application of a single-phase drive, the cores perform a gating operation depending upon the state of the diodes. 3) With the use of Esaki diode-transistor combinations, high-speed circuits are obtained which depend upon the Esaki diodes primarily for memory and the transistors for power gain and unilateral flow of information.

The flip-flop and counter circuits to be presented are the following: 1) A binary counter using Esaki diodes with magnetic cores; 2) High-speed flip-flops using Esaki diode-transistor combinations.

INTRODUCTION

THE effectiveness of the Esaki diode as a computer device originates from its negative resistance characteristic. With appropriate bias and loading conditions, the diode can be operated in monostable, bistable, or astable modes as is common with all negative resistance devices.^{1,2} However, the Esaki diode has several advantages over other negative resistance devices. The diode consists of a single junction, and the fabrication cost should be considerably lower than that of multijunction devices. Diodes are available which have a wide range of current ratings, varying from a few microamperes to several amperes, and the peak current adjacent to the negative resistance region can be accurately controlled through etching of the junction. The device is much less sensitive to temperature and radiation than semiconductor devices with lower impurity content. Furthermore, since the Esaki diode is a

* L. Esaki, "New phenomenon in narrow germanium $p-n$ junctions," *Phys. Rev.*, vol. 109, pp. 603-604; January, 1958.

² H. S. Sommers, "Tunnel diodes as high-frequency devices," *Proc. IRE*, vol. 47, pp. 1201-1206; July, 1959.

* Received by the PGEC, March 11, 1960; revised manuscript received, July 21, 1960.

† IBM Advanced Systems Dev. Div., Yorktown, N. Y.

very low voltage device, and since low current diodes are available, the power consumption in switching circuits employing this device can be made small compared to present circuitry. The circuits discussed in this paper are the results of an exploratory program carried out in early 1959, the purpose of which was to generate possible applications of the Esaki diode in switching circuits. The intent was to investigate the diode properties and determine which of these properties would be useful in switching circuits and, further, to show how they could be used in combination with other nonlinear devices such as conventional semiconductor diodes, transistors, and magnetic cores.

The characteristics of the Esaki diode which are advantageous with respect to switching circuits are the existence of a threshold (which facilitates the performance of summation logic), power gain, the ability to perform binary memory, and the inherent high speed with which switching occurs. However, as the diode is a two-terminal device, switching circuits which contain it as the only nonlinear device are bilateral; in coupling such circuits to perform as a system, it is necessary to include a means of controlling the flow of information.

LOGIC CIRCUITS COUPLED WITH LINEAR ELEMENTS

The voltage-current characteristic of an Esaki diode is shown in Fig. 1(a). The load lines I-IV illustrate the various types of stability resulting from resistive loading. Fig. 1(b) shows a circuit driven from a current source. (The use of current bias as opposed to voltage bias is not essential, but will be used throughout the discussion for ease of description.) When considering the stable operating points of the various load lines, the point to the left of the negative resistance region will be referred to as the "low voltage state" or "0" state and that to the right as the "high voltage state" or "1" state.

In designing a system-oriented building block, it would seem preferable to use pure resistance loads on the Esaki diodes, both for low-cost and high-speed operation. The circuit of Fig. 2 shows a chain of Esaki diodes which are driven close to their negative resistance regions by a three-phase system of current sources. The current pulses applied to adjacent diodes have a region of overlap, during which time information is transferred. The coupling resistors R_T are such that the effective load on each diode results in bistable operation. The propagation time of the high-voltage state between adjacent diodes depends on circuit reactances such as lead inductance and diode-junction capacitance; to consider the diode load as purely resistive, the overlap time of the clock pulses must be long compared to this propagation time. A representative value for the propagation time is in the order of 1 to 2 μsec for 5 ma diodes, with peak-to-valley ratios of 8:1. The net parallel resistance for simple transfer, driving from one to three loading stages, was 100 Ω . The amount of current flowing from a diode in its high-voltage state to an




Fig. 1—Esaki diode circuit and characteristic showing various types of stability resulting from resistive loading.




Fig. 2—Resistively coupled Esaki diode logic circuits. The transfer of information is from left to right under the influence of the three-phase overlapping clock system shown. Threshold logic is performed by each Esaki diode.

adjacent diode that is in the low-voltage state is determined by the coupling resistor R_T . By employing multiple inputs, summation logic can be performed giving rise to simple AND and OR circuits. Since the input lines to a circuit present a load after that circuit has switched, both input and output lines must be considered when designing for a bistable load line. This reduces the fan-out capabilities in proportion to the number of inputs.

The use of a three-phase drive system does not completely eliminate the problem of having a basic block that is not unilateral. A reverse flow of information may still occur during the time of overlap of two clock pulses. Referring to Fig. 2, assume that the circuits containing E_4 and E_2 are OR circuits, and that during A time, E_1 is in the "1" state and E_2 is in the "0" state. When clock pulse B is turned on, E_4 will switch to the

"1" state which, in turn, will switch E_2 to the "1" state, thus providing an erroneous input to any other blocks driven by E_2 . This problem of reverse flow can be eliminated by providing temporary storage of information, thus eliminating the need for overlapping clock pulses. Fig. 3 shows a system using inductors, along with the clock pulse waveforms that are required. For example, assume E_1 in the "1" state when A is turned off. The inductor loading E_1 will maintain current flow through E_2 and E_3 until B is fully on. The repetition rate will be limited by the L_T/R_T time constant.

The temporary storage produced by the inductors of Fig. 3 can also be produced by capacitors. In this case, adjacent blocks must be biased in the opposite polarity, making it necessary to have the complementary pulses of the three-phase drive.

By using a clock system with rise times of the same order as the propagation time between stages, the circuit reactances can provide the necessary temporary storage allowing a nonoverlapping clock system. The circuit configuration is identical to that used in resistance coupling, but in this case the lead inductance and junction capacitance must be known and uniform for each circuit. This system will allow a repetition rate of the clock system, which is a maximum of the two circuits discussed thus far; to obtain higher repetition rates, the associated circuit reactances must be decreased.

The primary obstacle to the above-proposed schemes is the problem of tolerances on Esaki diodes, resistors, and the clock systems. Calculations were made which indicated that these schemes would impose severe tolerance requirements and require a great deal of custom designing for different conditions of logic functions and for different conditions of fan-in and fan-out. However, advantages in fabrication techniques may alter this picture somewhat. Indications are that the diode characteristics can be controlled to an extremely high degree, and diodes with peak-to-valley current ratios of higher than 10:1 can be easily made.

LOGIC CIRCUITS COUPLED WITH NONLINEAR ELEMENTS

The next group of circuits combines the Esaki diode with a rectifying device as shown in Fig. 4. This results in amplifying and memory circuits having unilateral properties, and allows maximum current gain with relaxed tolerance requirements and reduced power dissipation. As before, monostable or bistable operation is available and when biased bistably, the "0" and "1" states are as defined previously. Some examples of applicable rectifying devices are conventional rectifying diodes, zener diodes, low-voltage reverse breakdown diodes, and transistors. From Fig. 4 it can be seen that there is essentially zero current through the load when the circuit is in its "0" state, and that when in the "1" state, the load receives a current approaching the difference between the peak and valley currents of the Esaki diode.




Fig. 3—Reactively coupled Esaki diode logic circuits. The inductors L_c provide temporary storage of information during transfer, allowing the use of a nonoverlapping three-phase clock system.




Fig. 4—Characteristic of Esaki diode showing nonlinear load lines.

In the circuit of Fig. 5, the unilateral property of an Esaki diode-rectifying diode combination is coupled with the temporary storage of an inductor to produce a shift register whose information flow is controlled by the two-phase nonoverlapping current drive also shown in the diagram. The current drive source is of an amplitude capable of biasing each Esaki diode-diode combination to its "0" state. At the termination of the clock pulse of any state, that stage is unconditionally reset. The current flow through a stage in the "1" state charges that load inductor coupling into the successive stage, so that when the clock pulses change, the successive stage will be forced to the "1" state by the addition of the clock current and inductor-discharge current. In this manner, the "1" state is shifted one position to the right at each reversal of the clock pulses. If the path D_n, L_n is connected back to node 1, an n -stage closed ring can be constructed. Because power gain is available, it is possible to have a multiple output from each stage of the shift register. Auxiliary outputs would serve as sources of driving a variety of low-level devices.

With the inclusion of a rectifying device in series with the load resistor across the Esaki diode, it is possible to achieve unidirectional flow of information in a resistively-coupled circuit. Here, as in the resistor-coupled case, each Esaki diode is current biased such that the parallel combination of the current bias and the load on the Esaki diode places its operation in a bistable





Fig. 5—Shift register employing temporary storage in inductors and rectifying action of conventional diodes to allow use of nonoverlapping two-phase drive.


region. Fig. 6(a) shows a circuit consisting of a chain of bistable Esaki diode-diode resistor circuits. If diodes E_2 and E_3 are in the same voltage state (high or low), there is little or no voltage across D_2 ; thus, D_2 is in a high resistance region. If E_3 is in a high-voltage state and E_2 is in the low-voltage state, D_2 is reverse biased and again is in a high-resistance region. The network D_2 - R_2 need only be considered when E_2 is in the high-voltage state and E_3 is in the low-voltage state. Extension of the argument leads to the conclusion that output networks need only be considered when a circuit is in the high-voltage state, and input networks need only be considered when circuits are in the low-voltage state. This statement is true regardless of the number of inputs and outputs. This leads to the possibility of performing sequential AND and OR Kirchhoff logic, and, unlike pure resistance coupling, the fan-out capabilities are not limited by the number of inputs. To reset the circuit there are many possibilities, including logical reset via transistor devices capable of being driven from the Esaki diode circuits.

In Fig. 6(b) a bistable Esaki diode-diode resistor block is shown and a v - i characteristic is drawn with four different load lines. The load lines d , c , b , a , correspond to the conditions of three, two, one, and none of the circuits to the right is in the low-voltage state. The fact that a load is essentially disconnected when the diode switches to the high-voltage state can be used to good advantage to improve tolerances. For example, assume the circuit of Fig. 6(b) is loaded by two OR circuits and an AND circuit. The tolerance requirements on current input to AND circuits will be much more severe than for OR circuits. If OR circuits are designed to operate from the lower voltages (load line d) and AND circuits from higher voltages (load line b), then the OR circuits will switch first and the voltage will move to the higher and more constant value for control of the AND circuits.

Blocks of this type were tested for switching times using 5-ma diodes with ratios of approximately 8:1. The Esaki diodes were normally dc-biased at 4.0 ma. Transfer time was measured for cases of one-, two- and three-output stages. Each output stage was in turn



(a)



(b)

Fig. 6—(a) Logic circuit coupled with nonlinear elements. (b) Loading conditions on Esaki diode.

loaded with further stages. In all cases, the transfer times were in the range of three to five μsec . Recovery time for the rectifying diodes used in the coupling networks was not considered, for until the over-all repetition rate of a system is determined, requirements for reset of any stage are unknown. However, with the use of fast recovery diodes, this recovery time should be compatible with the information transfer times. OR circuits, consisting of two- and three-input blocks, were tested, and again the transfer time ranged from three to five μsec . Two- and three-way AND blocks were designed, which operated reliably with transfer times in the order of five to seven μsec . A decrease in transfer time was accomplished in each case by increasing the dc bias to 4.5 ma. At this time, it would be premature to predict the ultimate feasibility of this approach.

The circuit shown in Fig. 7 is a subharmonic generator employing an Esaki diode and an inductor. A sinusoidal current source drives the diode in such a way that the swing from 0 to $+I$ is applied at A . The positive swing causes current to flow into the parallel combination of the inductor L and the reverse biased diode, causing a build-up of current in L . As the current swings back to zero, the current in L will decay, forcing current through the diode in the forward direction. Because of the dc component of the current source, the dc component of current through the inductor will increase upon successive cycles of the source, approaching the dc component of the source. The amplitude of the source and the value of R are such that after a certain number of cycles, the current through the diode during the return of the source to zero is sufficient to switch the diode to its high-voltage state. As a result of the increased voltage across L , the rate of change of current through L increases, and the dc component of current through L decreases. It requires several more cycles of the source to build this dc component up to a level capable of switching the diodes again. The test circuit built in the




Fig. 7—Subharmonic generator utilizing Esaki diode and inductor.

laboratory was capable of producing subharmonics up to the order six. This circuit was operated at 20 Mc.

ESAKI DIODE-TRANSISTOR COMBINATIONS

The following circuits serve to demonstrate that the Esaki diode may be used to good advantage in combination with transistors. Although these techniques would not cause the usage of Esaki diodes to approach that of transistors, they show that the device is presently a very useful and desirable circuit element.

The first circuits presented comprise a group in which the Esaki diode is placed in the emitter circuit of a transistor. In this type of operation, current is switched between the Esaki diode and the transistor. The Esaki diode is again current biased, and the emitter-base diode of the transistor presents a load on the Esaki diode, which is similar to that of the rectifying diodes previously discussed. It is possible, therefore, to switch current whose magnitude is almost equal to the current difference of the extremes of the negative-resistance region of the Esaki diode. Furthermore, triggering is accomplished with very low-level drive. Fig. 8(a) is a low-level pulse amplifier consisting of an Esaki diode in the emitter circuit of an n - p - n transistor. Fig. 8(b) shows the v - i characteristic of the Esaki diode with the load line corresponding to the current source I and the emitter-base diode of the transistor. The inductor L is included to force switching of the diode to occur on a constant current path (e.g., from point B to C). The normal operating point for the circuit is at A . The trigger voltage, V_T , can be any voltage greater than $V_a - V_b$ to initiate switching, and once initiated, the circuit will switch around the path A - B - C - D - E - A . If the trigger voltage V_T is greater than $V_a - V_b$, the operating point will remain at C' until V_T terminates, at which time it will go to D , switch to E , and then return to A . The triggering level can be made small by making the intersection point A close to the negative-resistance region of the Esaki diode. The amplifier is also pulse-width sensitive because of the charging time of the inductor L . If V_T has an amplitude greater than V_D but less than V_A and a pulse width greater than the period of the Esaki diode circuit, the circuit will oscillate at a fre-




Fig. 8—Esaki diode operating in the emitter circuit of a transistor to provide current switching. The diode can be operated either monostably or bistably.

quency determined by L . Hence, the same configuration functions as either a dc or pulse-operated oscillator. There are several other interesting applications of this basic configuration which are achieved with minor changes in circuit parameters and triggering schemes. These include subharmonic generators and various bistable devices.

By placing the Esaki diode in the base circuits of transistors, the device may be used primarily as a memory element providing little or no current gain. The transistors provide the current gain necessary for a dc system. This approach results in simplified circuits with reasonable design tolerance requirements. The first circuit to be discussed, Fig. 9(a), is a high-speed (higher than 10 Mc) complementary set-reset trigger. The two Esaki diodes, E_1 and E_2 are dc biased by the current source I_{dc} and the resistors R_{E1} and R_{E2} . The current I divides between these resistors such that $I_{dc}/2$ flows through each diode in the forward direction. Fig. 9(b) shows the v - i characteristic of each diode with the dc load line, assuming the transistors to present no load. Each diode can exist in one of two states, i.e., with the voltage v_1 or v_2 appearing across them. The state corresponding to v_2 is the ON state and that corresponding to v_1 is the OFF state.

Assume E_1 is ON and E_2 is OFF. Then the base of T_2 will be more negative than the base of T_1 by an amount $(v_2 - v_1)$. The Esaki diodes are chosen such that $(v_2 - v_1)$ is greater than the emitter-base drop of either transistor. Therefore, T_2 will conduct and T_1 will remain off. Now, if a positive current I of amplitude I_{dc} or greater is applied at the node marked Reset, it will essentially divide between R_{E1} and R_{E2} . Accordingly, a current of magnitude I or greater will flow through E_2 and zero current through E_1 . From Fig. 9(a) it can be seen that the two diodes will switch states, making T_1 conduct and T_2 go OFF. Similarly, a current I into the node marked set will restore the initial state of T_2 ON, and T_1 OFF. If current is applied to the set condition while the trigger is in the set state, or applied to the reset position while the trigger is in the reset state, the state of the trigger will remain unchanged. It is important




Fig. 9—(a) High-speed set-reset transistor Esaki diode trigger circuit. (b) Loading conditions on diode.

to point out that it is the difference in voltage across the diodes that determines which transistor conducts. Therefore, if the source I_{dc} is reversed, E_1 and E_2 can be reversed in the circuit. Furthermore, either $n-p-n$ or $p-n-p$ transistors can be used. High-speed operation is obtainable because of the very short switching time of the Esaki diode. The diode follows the input pulses only from their dc bias point to the negative-resistance region. Once this region is reached, the diode will switch with the speed which is characteristic of Esaki diodes, and the change of state of the trigger is a function of the switching characteristics of the transistors used.

The trigger described above can be enlarged to perform as a binary trigger. One means of accomplishing this is shown in Fig. 10. For the purpose of illustration, $p-n-p$ transistors are used in the set-reset trigger (T_1 , T_2) and $n-p-n$'s in the pulse-gating circuit which drives the trigger. Consider the set-reset trigger in the set condition with E_1 and T_2 on, and that I_i equals 0. Conduction of T_2 biases T_4 such that when I_i goes to the value i_e , T_4 will conduct. The conduction of T_4 charges C_2 , causing a transient current to flow out of the reset input of the set-reset trigger. This current has the same effect as current into the set input and the state of the trigger remains unchanged. When I_i again goes to zero, C_2 discharges into the reset input of the trigger and the state of the trigger switches in the manner described above. Now T_1 is conducting and T_2 is OFF. With T_2 OFF, T_3 is conditioned to conduct, but conduction cannot occur because I_i equals 0. Again, when I_i goes to the value of i_e , T_3 conducts, charging C_1 . The transient current resulting has the effect of a current into the reset input of the trigger, and the state is unchanged. When I_i returns to zero, C_1 discharges current into the set input, and the trigger state switches back to the set state, with T_2 conductive and T_1 OFF.

The circuit of Fig. 10 was constructed using drift transistors. The trigger functioned with input frequencies up to 15 Mc, with no particular optimization of design for speed. With careful design and adequate transistors, higher frequencies should be easily obtained.

ESAKI DIODE MAGNETIC CORE COMBINATIONS

A variety of logic circuits such as shift registers and counters which utilize square-loop ferromagnetic cores




Fig. 10—Binary trigger formed from basic set-reset trigger of Fig. 9.

have been developed within the last few years. These circuits are quite reliable; however, they require rather elaborate, and thus costly, pulse-driving systems. Two circuits are to be described where this core-driving function is performed by Esaki diodes. The first circuit is the binary trigger in Fig. 11. The resistor R and source current are chosen so that the dc load line of Case I in Fig. 1(a) results. Consider the case where the diode is in the "0" state. The diode current is larger than the resistor current, causing a net mmf on the cores which drives them into positive saturation, as seen in the $\phi-N$ loop of Fig. 11(b). Upon application of a trigger pulse, the upper core is driven toward negative saturation, inducing a voltage and thus a current in the clockwise direction in the diode-resistor loop. This current switches the diode to the "1" state. (At this time the trigger pulse can be removed, if desired.) The resultant decrease in diode current and increase in resistor current causes the net mmf on the cores to be reversed, switching them to negative saturation. A stable dc operating point is finally reached with the diode in the "1" state. Upon application of another trigger pulse, a counterclockwise current is induced in the loop which switches the diode back toward the "0" state again. The current through the diode increases, reversing the mmf of the cores, thus switching them to positive saturation. A full cycle is completed when the dc operating point "0" is again reached.

Two features of the circuit should be noted. First, the polarity of the trigger pulse is not important. If the circuit is in the "0" state and a positive trigger pulse is applied, core 2 is switched by the trigger pulse while a negative trigger pulse would switch core 1. Secondly, the information storage in the circuit is performed by the diode; thus, flux remanence in the cores is not necessary. However, the saturation phenomena of the cores is a necessity.

It is advantageous in many cases to have a circuit which is sensitive to trigger-pulse polarity, *e.g.*, if one wants to make a multistate-binary counter. This circuit can be made polarity sensitive by a current bias through the trigger windings (or through windings in parallel with the trigger windings). The mmf's acting




Fig. 11—(a) Magnetic-core Esaki diode binary trigger. The circuit shown is sensitive to trigger pulses of either polarity. The application of a dc bias to the cores makes the circuit sensitive to pulses of only one polarity. (b) Operating conditions of binary trigger. (c) Biasing conditions on cores to make binary trigger.

each core are shown in Fig. 11(c) for the case in which the circuit is in the "0" state. Application of a positive trigger pulse drives core 2 further into positive saturation, while core 1 is driven along the steep back part of its ϕ - NI loop, inducing the clockwise current in the loop which switches the diode. If the trigger pulse were negative, the net mmf would not be large enough to switch core 2, and as a consequence the diode would not be switched. If the circuit were in the "1" state, it would again be switched only by a positive pulse.

The circuit diagram of a unidirectional transfer circuit using Esaki diodes with square loop magnetic cores is shown in Fig. 12. Three different modes of operation are possible corresponding to Cases I, II and III of Fig. 11(a). To explain this operation, assume that the dc loading condition of Case I prevails, and that all of the diodes are in the "0" state except for E_2 , which is in the "1" state. Also assume that cores C_1 , C_4 , and C_5 are in the "0" state, i.e., positive saturation.

There is less current flowing through E_2 than through the other diodes. This difference in current flows through the resistance R_2 and through the windings on C_2 and C_3 , holding C_2 in the "0" state and C_3 in the "1" state.

Upon application of a shift pulse, a voltage is developed across the winding on C_3 that switches E_2 to the "0" state and E_3 to the "1" state. The shift pulse can be removed after the diodes have switched states. The increased voltage across E_3 forces a current through the windings on C_3 and C_4 , driving them to the "0" and "1" states, respectively. Note that most of the energy for switching the cores comes from the dc source. Diode E_3




Fig. 12—Magnetic-core Esaki diode shift register. The saturable magnetic cores are used as storage and gating elements and the Esaki diodes provide power amplification.

remains in the "1" state after the cores have completed switching. The next current pulse shifts the information to diode E_4 and core C_5 .

The difference in the value of current for points "0" and "1" is the amount of current available to switch the cores. The magnetizing current requirements of the core are such as to allow complete switching of the cores with this difference current. The voltage across a switching core forces a current through the adjacent core; therefore, the resistance must be large enough to prohibit this current from exceeding the threshold of the adjacent core.

The circuit of Fig. 12 can also be operated with the dc load lines of Cases II and III. For example, consider Case II. When a diode is switched to the high-voltage state a current is forced through the adjacent cores, thereby switching them. The cores being switched offer an impedance to this current that limits it sufficiently to keep the diode in the high voltage state. When the cores are completely switched, the current through them increases, and the diode switches back to the low voltage state.

CONCLUSIONS

The circuits described tend to point out the fact that the Esaki diode has desirable characteristics with regard to switching circuits. In retrospect, the particular characteristics that have been exploited are 1) the well-defined thresholds of the diode which allow the performance of summation logic, 2) the ability to perform binary memory and to provide gain, and 3) the high speed switching characteristics. These, coupled with the physical attributes of possible low cost and relative insensitivity to temperature variations and radiation, make the device appear to be of good potential value.

ACKNOWLEDGMENT

The authors wish to acknowledge the suggestions of H. S. Yourke in the investigations which produced the circuits described above. The contributions of Dr. H. N. Yu, J. F. Schomburg and Mrs. I. J. Eich, who provided a wide variety of diodes before they were generally available, are also gratefully acknowledged.

Tunnel Diode Logic Circuits*

R. H. BERGMAN†, MEMBER, IRE

Summary—The recent discovery of the tunnel diode with bandwidths extending into the kilomegacycle region has prompted investigation of their use in the logic and control portions of high-speed computers. Considerations of diode uniformity requirements, stability problems and power supply requirements has led to a monostable type of logical circuit. The switching properties of this circuit are analyzed and found to depend upon the negative resistance—capacitance time constant of the unit. The basic function performed by the circuit is a thresholding operation from which a set of logical building blocks is derived. Compatible dynamic and bistable storage schemes are discussed. Of major importance is the effect of diode variations upon the logical gains and delays of the circuits. These properties have been tabulated for tunnel diodes with 5 per cent tolerances on knee current and voltage. Experimental circuits using diodes with a time constant of 1.4 nanoseconds have given a nominal switching time of 7.5 nanoseconds.

INTRODUCTION

THE discovery of the tunneling effect in heavily doped semiconductor junctions has led to an appreciable amount of effort in the development of the tunnel diode. Early work in this field,¹ the extremely high cut-off frequencies that have been obtained with the units to date, and the predictions of even higher bandwidths² have suggested their use as elements in high-speed computer circuits. This "breakthrough" in high-speed semiconductor technology coupled with the simplicity of the device and its stability make it a prime candidate for computer application.

In order to satisfy the requirements for the logical and control portion of a computer, a set of logical building blocks is required. Normally associated with the logical building block is some means of signal amplification or fan-out, and signal standardization. In addition to the logical circuits, a compatible storage device is useful. The most critical requirement in the logical building block is for amplification, since the other functions may be performed by passive elements. As speed requirements are increased, the number of types of active elements that have an adequate gain-bandwidth product becomes the limiting factor in selection of the building block.

Two methods of amplification are possible with the tunnel diode: linear and regenerative. The two methods are illustrated in Fig. 1 on the static characteristics of a typical tunnel diode. For linear amplification an operat-




Fig. 1—Operating modes with tunnel diode.

ing point is established in the most linear region of the negative resistance portion of the characteristics (point A) by the load line r_1 and the dc bias voltage V_1 . The resulting circuit is also shown in Fig. 1.

If a small signal is applied from a constant current source, it is amplified by the factor

$$\frac{|-r|}{|-r|(1 + j\omega Cr_1) - r_1}$$

where $r_1 < |-r|$, in order to establish a singular stable operating point. Notice that as the signal amplitude is increased and the operating point swings into the higher negative resistance regions of the tunnel diode, the gain of the circuit decreases and provides signal limiting. Two disadvantages of this circuit as a pulse amplifier present themselves. First, examination of the requirements for stability of the circuit indicates that series lead inductance must be kept extremely small. For stability the maximum series lead inductance is given by:

$$L_s < Cr_1 |-r|$$

where C is the capacitance of the tunnel diode plus any additional shunting capacitance. For example, if $C = 100$ pf, $|-r| = 8\Omega$ and $r_1 = 4\Omega$, then L_s must be smaller than 3.2 nanohenries. The other disadvantage is the requirement for a linear and stable region in the negative portion of the diode characteristics. This requirement arises from the sensitivity of the gain of the circuit to changes in negative resistance.

The regenerative, or switching mode of operation, is obtained by increasing the load line to r_2 and the voltage source to V_2 . This load line intersects the diode characteristic in three places; however, only points B and C are stable operating points. If the circuit is at point B and a positive current step of sufficient amplitude is applied, the operating point will switch to point C. Correspondingly, a negative input signal will switch it back again to point B. This switching mode of opera-

* Received by the PGEC, April 11, 1960; revised manuscript received, July 1, 1960. This project was sponsored by the U. S. Navy Bureau of Ships, Contract No. NO BSR 77523.

† Electronic Data Processing Div., Industrial Electronic Products, Radio Corp. of America, Camden, N. J.

¹ L. Esaki, "New phenomenon in narrow Ge *p-n* junctions," *Phys. Rev.*, vol. 109, pp. 603-604; January 15, 1958.

² H. S. Sommers, Jr., "Tunnel diodes as high-frequency devices," *Proc. IRE*, vol. 47, pp. 1201-1206; July, 1959.

is differentiated from the linear mode in which the input signal is a linear function of the input. In the switching mode a thresholding operation is involved, where only input signals greater than the threshold will cause switching. The switching mode is also nonreversible in action; that is, if the threshold is exceeded the circuit will switch to the high voltage state *C* and stay there regardless of whether or not the input signal changes. Therefore, it has memory.

An inherent advantage of the switching mode of operation is its nonsensitivity to the exact linearity or slope of the negative resistance region of the tunnel diode characteristic. Slight irregularities in the negative resistance characteristic will have a negligible effect on the switching action. Amplitude standardization is also obtained in the switching mode by the diode characteristic in the positive resistance regions, since the circuit will switch to the relatively constant voltage high state regardless of the amplitude of the input signal. Gain may be obtained in the switching circuit by adding point *B* so that it is near to the current threshold of the diode characteristic. Then a relatively small input current can be used for triggering. Once switching to point *C* has occurred, considerably greater current is available to the load.

Since static storage is not desired in a basic logical element, some means of returning the circuit to the original operating point *B* is desirable so that repetitive logical functions may be performed. The circuit of Fig. 2 performs this function by virtue of its single monostable operating point *E*.

BASIC MONOSTABLE CIRCUIT

In the monostable circuit of Fig. 2, the static load line is determined by resistance R_0 and voltage V_0 . If V_0 is less than the minimum dynamic negative resistance of the diode, there will be only a single operating point. Furthermore, if V_0 is adjusted so that the operating point *E* is established below the current knee of the characteristic, the circuit will be stable. The dynamic load line is determined by the inductive time constant R_0 ; and for cases where this time constant is long compared with the switching time of the diode, the dynamic load line is essentially one of constant current. If a small step of current, (I_{in}) is applied to the diode as shown in Fig. 2, the operating point will switch to the high voltage point *F* along the constant current path shown. Removal of the input will cause the operating point to move to *F'*. At this point the energy stored in the inductor must be dissipated before the circuit can return to its original operating point. As the energy in the inductor decreases, the operating point moves along the diode characteristic to the point of minimum current, *G*. Upon reaching this point, switching occurs again along a constant current path to point *H*. The cycle of operation is completed by a recovery period where the energy in the inductor builds up to its original level. During this buildup the operating




Fig. 2—Monostable circuit.




Fig. 3—Diode voltage waveform for monostable circuit.

point moves up the diode characteristic to the starting point. The waveform resulting from this cycle of operation is shown in Fig. 3. Because the circuit switching action is controlled by its inductance, the output waveform contains essentially no dc component, and may be ac coupled without requiring dc restoration.

Switching Characteristics

In order to calculate the switching characteristics for a tunnel diode monostable circuit, analysis of the simplified equivalent circuit of Fig. 4 is required. The elimination of the inductive biasing network from the equivalent switching circuit is justified when the inductive time constant of the biasing network is large compared with the switching time of the circuit. In Fig. 4, C is the tunnel diode capacitance plus stray capacitance; R_L is the total load, composed of the parallel combination of all input and output loads; R_D is the resistance of the tunnel diode, which varies as a function of its voltage; and I_{in} is a current step approximating an input from a driving gate. The resistance of the tunnel diode, R_D , in its various voltage ranges is nonlinear. Many linear and higher order approximations of the voltage-current relationships of the tunnel diode may be made depending upon the accuracy required in the particular problem. For this case, the characteristic has been approximated by linear resistances in four separate voltage ranges as shown in Fig. 5. In general, the characteristic of the diode in any voltage range may be approximated by a linear resistance either shunted by a current source, I_D , or in series with a voltage source, V_D .

Typical relationships for the resistances, referenced to the operating point *A* are

$r_4 = r_1$ shunted by a current source of magnitude;

$$I_D = I_{max} - I_{min} - I_1,$$

$r_2 = -1.6 r_1$ shunted by a current source of $I_D = -I_1$,

$r_3 = \infty$ shunted by a current source of

$$I_D = I_{max} - I_{min} - I_1,$$

where

$$I_1 = V_1/r_1.$$

For a typical bias point, *A* would be located so that $I_1 = I_{\max}/20$. If $I_{\min} = I_{\max}/6$, then:

$$\begin{aligned} V_1 &= I_{\max} |r_2| / 33, \\ V_2 &= |r_2| (I_{\max} - I_{\min}), \\ V_3 &= 2 |r_2| I_{\max}, \\ V_4 &= 0.6 |r_2| (I_{\max} - I_{\min}). \end{aligned}$$

Therefore, the complete static characteristic of the diode may be described in terms of the knee current, I_{\max} , and the negative resistance, r_2 .

Solution of the differential equation

$$C \frac{dV_D}{dt} + \frac{V_D}{R_T} = I(t)$$

is required to determine the switching properties of the circuit. Here R_T is the parallel combination of the diode resistance and the load resistance. The solution to this equation is:

$$V_D(t) = I_{TOT} R_T (1 - e^{-t/R_T C})$$

where I_{TOT} is the sum of the input current I_{in} , and the equivalent current source I_D in the appropriate voltage range. When R_T is positive, the time required to traverse a particular voltage range V_p is given by

$$t_p = R_T C \ln \frac{I_{TOT} R_T}{I_{TOT} R_T - V_p};$$




Fig. 4—Simplified equivalent monostable circuit.




Fig. 5—Approximate diode characteristic.

where R_T is negative, the time is given by

$$t_n = R_T C \ln \left(1 + \frac{V_p}{I_{TOT} R_T} \right);$$

and where $R_T = \infty$, the time is given by

$$T_\infty = \frac{V_\infty C}{I_{TOT}}$$

Fig. 6 shows a calculated normalized curve of switching time vs input current for a circuit with no loading. The switching time is expressed in terms of the time constant $r_2 C$, and the input current in terms of percentage of the knee current, I_{\max} . Included in Fig. 6 are experimental points for a diode having a time constant of 1.2 nanoseconds.

To determine the effects of loading upon switching speed, it is first necessary to determine the effects of a given load upon the characteristic of the diode. Since the load is in parallel with the diode, the composite characteristic of the two is such that the current at a given voltage is the sum of the individual load and diode currents at that point. A load, referenced to static bias point *A*, is shown in Fig. 5 and the composite characteristic has been drawn. The load has been selected so that its current is $\frac{3}{4} I_{\max}$ when the circuit switches to the high state. The value of this load is $3.8 |r_2|$. A load of this magnitude represents the approximate maximum allowable loading with relatively constant output voltage. Greater loading will cause a considerable reduction in output voltage during switching due to the abrupt change in the diode characteristics as the operating point moves closer to the valley. The switching time with this load is calculated as before with the composite characteristic used to determine the resistance and equivalent current source in the various voltage ranges. The results are plotted on Fig. 6.




Fig. 6—Switching characteristic.

The voltage switching waveform is shown in Fig. 7. This waveform can be divided into four regions that correspond to the four linear voltage regions of the diode characteristic (Fig. 5). Region one corresponds to the time required for the operating point to reach the knee of the characteristic. When the input is greater than the knee by a very small amount, this time can become appreciable. As the input is increased, this time interval increases. Region two corresponds to the time required for the operating point to move through the negative resistance region. When the input is small, the switching action begins slowly and a considerable delay occurs before any appreciable voltage change occurs. In region three, the diode impedance is high and the rate of voltage change is constant. In region four, the diode impedance is low and limits the voltage swing. In general, the switching action may be divided into two separate parts. The first is a delay in time corresponding to that required for the operating point to move over the diode knee. The length of delay is dependent upon the amplitude of the input triggering signal. In the delay region no appreciable change in output voltage occurs. The second part is the output voltage rise corresponding to the operating point moving across the valley of the diode characteristic. The time required to traverse this portion of the characteristic is relatively independent of the input triggering amplitude and depends mainly upon the time constant of the diode used. This independence of output rise time with respect to triggering conditions means that there will be no deterioration of pulse rise time as a signal travels through a long string of gates. Fig. 8 is a composite photograph of the switching action of a series of gates taken with a sampling oscilloscope. The time scale is 5 nanoseconds per major division. The first pulse is the input which has a faster rise time than the tunnel diode. The rise time of the first gate is slightly faster than the succeeding gates; how-

ever, after passing through the second gate no additional deterioration is noticeable. The diodes used had an average time constant of 1.4 nanoseconds.

Recovery Time

In order to determine the length of time that the circuit remains in the high state after triggering, and the length of the recovery time after switching back to the low voltage state, the circuit of Fig. 9 must be considered. (In this circuit the diode has been approximated by its equivalent voltage source, V_D , and resistance, R_D , shunted by capacitance, C_D .) The current through the inductance is of the form

$$I_L(t) = K_0 + K_2 e^{-\alpha_1 t} + K_3 e^{-\alpha_2 t}$$

where K_0 is the change in current required for charging or discharging the inductor, and α_1 and α_2 are the roots of the characteristic equation. The roots are given by

$$\alpha_{1,2} = \frac{R_0}{2L} + \frac{1}{2R_D C_d} \pm \sqrt{\left(\frac{R_0}{2L} + \frac{1}{2R_D C_d}\right)^2 - \frac{1}{L C_d} \left(1 + \frac{R_0}{R_D}\right)}$$

for typical circuit values

$$\frac{1}{L C_d} \left(1 + \frac{R_0}{R_D}\right) < \left(\frac{R_0}{2L} + \frac{1}{2R_D C_d}\right)^2$$

and

$$\frac{R_0}{L} < \frac{1}{R_D C_d};$$

therefore, α_1, α_2 may be approximated by

$$\alpha_1 \cong \frac{1}{R_D C_d}, \quad \alpha_2 \cong \frac{R_0 + R_D}{L}, \quad \text{and} \quad K_2 < K_3.$$

The recovery of the inductance is therefore determined primarily by the time constant $L/(R_0 + R_D)$. Calculations based on the simplified equivalent circuit of Fig. 10 are justified on this basis. During the recovery region where the current is building up to that of the bias point,

$$V_0 \cong I_{\max} r_1,$$

$$R_D = r_1,$$

$$V_D = 0,$$

$$I_{L0} = I_{\max}/6,$$

where I_{L0} is the initial current in the inductor, and the time required for the inductor to charge up to its static value may be approximated by three charging time constants,

$$\tau_{\text{rec}} \cong 3 \frac{L}{R_0 + r_1}.$$




Fig. 7—Diode voltage switching waveform.




Fig. 8—Switching action of a series of gates.




Fig. 9 Equivalent circuit for recovery time.




Fig. 10—Simplified equivalent circuit for recovery time.

When the circuit has switched to the high voltage state

$$V_0 \cong I_{\max} r_1,$$

$$V_D = I_{\max} r_1 + V_2 + V_3 - \frac{r_1 I_{\max}}{6},$$

$$R_D = r_1,$$

$$I_{L0} = I_{\max}.$$

The total current change through the inductor under these linear conditions is the sum of the initial current and final current values. The final current for an assumed linear system is determined by the ratio

$$I_{\text{final}} = \frac{V_D - V_0}{R_D + R_0}$$

and the total current change is

$$I_{\text{TOT}} = \frac{V_D - V_0}{R_D + R_0} + I_{\max}.$$

The actual current change is given by the difference between the initial current and the current at which the linear approximation no longer holds and is

$$I_{\text{actual}} = I_{\max} - I_{\min}.$$

The time required for this current change to occur is determined by a transient analysis of the circuit of Fig. 10 and is given by

$$t_{\text{on}} = \frac{L}{R_0 + R_D} \ln \left(\frac{I_{\text{TOT}}}{I_{\text{TOT}} - I_{\text{actual}}} \right).$$

Expressed in terms of diode parameters, the "on" time is given by

$$t_{\text{on}} = \frac{L}{R_0 + r_1} \ln \left(\frac{6R_0 + 24r_1}{R_0 + 19r_1} \right).$$

For a source impedance R_0 equal to r_1 , the ratio of "on" time to recovery time may be calculated. This ratio is given by

$$\frac{t_{\text{on}}}{t_{\text{rec}}} = \frac{0.2L/r_1}{1.5L/r_1} = \frac{1}{7.5}.$$

Logical Circuits

The basic method for triggering the monostable circuit into its cycle of operation is to provide an input of sufficient amplitude and duration to drive the tunnel diode into the region where it exhibits a negative resistance and will continue its cycle unaided. Since the shape of the characteristic at the current knee indicates a very abrupt change in dynamic resistance from a low positive to a low negative resistance, a rather well-defined threshold is established. Only inputs which exceed this threshold will trigger the circuit. If a standard input current to a circuit is adopted by assuming constant voltage swings for triggered gates and fixed coupling impedances between gates, a logical threshold function can be performed. For example, if the static operating bias is adjusted so that one input of an N -input gate is required to exceed the threshold, an OR function is performed. Similarly, if all inputs are required to exceed the threshold, an AND function is performed. Since the coupling impedance is high compared to the diode impedance the inputs can be considered as current sources during the period that the thresholding operation is being performed. Fig. 11 shows a three-input AND gate with proper biasing point and current inputs. By a slight increase in the operating point bias the circuit may be made to trigger on two of the three inputs. The logical function now performed is "Majority."

To complete a set of logical functions, negation or inhibition is required. The basic circuit operation that provides these functions is signal inversion. In vacuum tube and transistor circuitry, inversion is inherent in the basic operation of the devices. Since the tunnel diode is a two-terminal device no inversion is provided in the device itself and it, therefore, must be performed by the circuit. The use of a transformer to perform this function is shown in Fig. 12. The transformer replaces the inductance of the original circuit and provides a 1-to-1 inversion. In order for the timing of the cycle of operation to remain constant, the transformer has an additional requirement of controlled primary inductance of the same value as the inductor it replaces.

Since the transformer replaces the inductance in the circuit, its time constant determines the length of the




Fig. 11—Input AND gate.




Fig. 12—Inverter using a transformer.

operation cycle after triggering. Therefore, there are no additional recovery problems involved due to variations in pulse rates through the transformer. Negation is performed by inverting the signal through a transformer and using this inverted output to cancel or inhibit an OR gate which is driven by a clock pulse with appropriate timing. Any logical signal may also be inhibited in a similar manner. A single logical building block may be constructed as in Fig. 13. The inputs to the gate form an AND, and either normal or inverted outputs are available. All logical functions may be generated with such a circuit.

Storage

With a set of logical operators, some form of compatible information storage is usually required. The type of storage employed is normally dependent upon the basic logical circuit configuration. For dc coupled asynchronous transistor logic, a bistable storage element is normally employed. For dynamic circuitry, a dynamic storage loop of fixed delay is commonly used. Since the basic monostable logic circuit considered here is dynamic, a dynamic storage scheme was considered. Such a storage method would consist of a series of gates connected in a closed loop with some means of reading information into and out of the loop. Fig. 14 shows one possible scheme. The total number of gates required in the loop is dependent upon the ratio of the gate delay to cycle time. If this ratio is $1/m$, then a minimum of m gates must be cascaded to store one bit of information. To reduce the required number of gates, passive delay elements may be utilized if space and cost requirements so dictate.

Where m is large, a bistable form of storage may prove more economical. A bistable storage element is shown




Fig. 13—Logical building block.




Fig. 14—Dynamic storage loop.




Fig. 15—Bistable storage element.

in Fig. 15. Bistability is obtained by increasing the source impedance, r_2 , and voltage V_2 so that static operation at points B and D is possible. Due to the transformer inductance, switching occurs as in the monostable circuit along the constant current paths BC and DE with recovery times following the switching action until the new static operating point is reached. To switch from the low voltage to the high voltage state, a positive input trigger current is required; while a negative trigger is required to switch back to the low voltage state. Correct polarity for switching action is determined by the winding sense of the transformer. After switching and before recovery by the transformer, an output signal is available at the output winding of the transformer which is used to drive other logical circuits.

When the circuit switches in the opposite direction back to its original state, a negative signal appears at the output. This negative signal will not trigger the succeeding logical circuits. Typical operation of the circuit as a storage element would be as follows: Two inputs are provided, a set input and a read input; and an output is available. When the bistable element is in the low voltage state, a zero is stored; when it is in the high voltage state, a one is stored. The set input triggers the diode to the high state where it remains holding the

stored bit until reset. The switching action is inverted through the output winding so that a negative output occurs during the setting operation. A read input is inverted through the transformer and resets the element to the zero state. The negative switching action is inverted through the output winding and triggers the following logical circuits. If the element happened to have a zero stored, the read input would not switch the element and a signal would not appear on the output winding. Since the reading process is destructive, a recirculation path is required to maintain the information. Two bistable elements may be operated in a two-phase storage scheme as shown in Fig. 16. Reading may be done at periodic intervals by clocking signals or may be under the control of logical signals.

Standard monostable gates are used between the two bistable elements to provide sufficient gain for fan-out and to insure directionality.

Directionality Requirements

Investigation of the operation of an OR or a threshold gate reveals that all inputs need not be high to trigger the gate. Since inputs and outputs are common to the gate, the inputs which are not high during this triggering action will act as loads if the coupling elements between gates are bilateral. In this situation, false triggering of some gates is possible. To prevent such action, a directional coupling element is required. The use of a directional diode as the coupling element satisfies the basic requirement of providing directional isolation due to the difference in forward and reverse impedance. Also, directional diodes are available which are extremely fast and therefore compatible with the speeds obtainable with tunnel diodes. An additional requirement for the coupling element is that it must present the proper forward impedance required by the characteristics of the tunnel diodes used. Also, this forward impedance must be obtained with the signal voltage swings available from the tunnel diode. If the signal swings are not adequate, a forward biasing scheme as shown in Fig. 17 may be employed. No additional components are required for this scheme; however, one additional bias voltage is needed. Recovery requirements for the coupling diode are worst when an input is high and conducting during one cycle of operation and low during the next. In order to provide reverse isolation, the diode must recover in the recovery time of the tunnel diode circuit.

In situations where all inputs to a gate must be in the high state for triggering to occur, such as in an AND gate, directional coupling is not required and resistance coupling may be employed. In this case, one must worry about the effects of the inputs upon the total fan-out capabilities of the gate. Examination of the sequence of events in the triggering of an AND gate indicates that loading caused by the inputs to the gate does not




Fig. 16—Bistable storage.




Fig. 17—Biased OR gate.

occur at the same time as the loading caused by the driven elements. This may be demonstrated by following through a cycle of events involved in the operation of an AND gate. First, all of the inputs to the gate are triggered to the high state so that trigger current is supplied from all inputs to the gate. One gate delay later, or the time required for the gate in question to respond to the high state, the gate is in its high-voltage state and is delivering current to its loads. If a synchronous logical system is used, the gate will have triggered those of its loads that are required to switch by the logical configuration, within one or two gate delays. At this point, the gate has performed its function and must not recover for the next logical operation. Notice that at this time the inputs to the gate are still high. This is due to the fact that a "one" is represented by a pulse that is in the high state for "several" gate delays. Due to the sequential nature of the events, the input gates will recover first and place an additional load upon the gate. This load occurs one gate delay before the circuit switches to the low state and does not disturb the logic.

Logical Gain

Logical gain or fan-out is the number of similar gates that a gate can drive. The speed of operation of a logical system is in general determined by the delay of individual gates, the number of inputs, and by the logical gain available from the gates. This is particularly true in parallel logical schemes, where a large number of gates must be driven at each logical level.

In the tunnel diode circuit considered, the logical gain is determined by the total current available when a gate is in the high state and the individual input currents r

red by the loading gates. Fig. 5 shows the effect of a resistive load placed across a tunnel diode circuit. The load that a gate presents consists of its coupling impedance in series with the diode in its biased condition. Since the coupling impedance is high compared to the diode impedance, the input impedance can be approximated by the coupling impedance in series with a voltage source equal to the biased voltage, V_0 . A full load would consist of the input impedance of n gates in parallel returned to the biased voltage, V_0 , where n is the logical gain of the circuit. Examination of the effects of variation of load impedance indicates that the output voltage decreases as the load is increased. If the maximum load is chosen so that the high voltage point at which the circuit switches is above the valley of the characteristic point (e.g., M in Fig. 5), the percentage change in output voltage with loading can be kept below a certain per cent. This maximum loading corresponds to a load current, I_L , of 75 per cent I_{\max} , with the remaining current flowing through the diode. This restriction on loading and output voltage variation also places a limit on the maximum valley current that can be tolerated. For the figures quoted above, the minimum ratio of I_{\max} to I_{\min} is about six to one.

When the operating point is lowered as it is in the AND gate to I_{AND} , the maximum loading that can be tolerated is reduced, in order to meet the same requirements of output voltage variations.

The input current requirement may be divided into two separate parts: the current required to overcome variations in diodes, power supplies, output voltage, and coupling elements; and the current required to switch the gate with the chosen delay.

Once the maximum individual current requirements have been determined, they may be summed up to give the total input current required per gate. The logical gain can then be calculated by the ratio of the total load current available to the input current requirement.

Assuming that an input current of 7.5 per cent I_{\max} has been selected to provide the maximum gate delay allowable, that diode knee variations do not exceed ± 5 per cent, and that power supply variations do not exceed ± 2.5 per cent, the current required to overcome these variations may be calculated graphically. Fig. 18 shows extreme cases of diode knee characteristics and the corresponding worst case load lines required for an OR gate, and a two-input and a three-input AND gate. The voltage source impedance is $r_{1/3}$. In the case of the OR gate, the minimum input current that must be provided per input is equal to 11 per cent I_{\max} . For the two-input and three-input AND gates 15 per cent and 20 per cent I_{\max} are required respectively. The coupling impedance required for each gate is determined by the ratio of the minimum output voltage to the minimum input current requirement. The maximum output current available for each gate is determined by




Fig. 18—Gate biasing.

the difference between the minimum operating bias current and 25 per cent I_{\max} .

Once the tolerances have been determined for the diodes and related circuitry, it is possible to calculate the maximum and minimum switching times for each gate. For example, the maximum switching time occurs for the OR gate when only one input is present, the gate is fully loaded, and tolerance variations are at an extreme so that the amount of input current in excess of the knee is only 7.5 per cent. Under these conditions the switching time is $7.4 r_2 C$. The conditions for minimum switching are that all three inputs are present, loading is minimum, and tolerance variations are such that a maximum amount of the total input current is available for switching. Under these conditions, the switching time is $4.4 r_2 C$. In Table I, the properties

TABLE I

Logical Function	No. Inputs	Logical Gain Standard Loads	Input No. Standard Loads	Switching Time/ $r_2 C$	
				Max	Min
OR	3	6	1.0	7.4	4.4
AND	2	4	1.3	7.4	5.0
Majority	3	4	1.3	7.4	4.4
AND	3	1.8	1.8	7.4	4.9
Invert	1	5	1.0	7.4	5.5

of the gates have been compiled and extremes in switching time are shown; the effects of variation in diode capacitance, coupling impedances, and transformer loss are not included. A standard load is defined as the input to an OR gate, or 11 per cent I_{\max} .

It is possible to simplify loading calculations by adopting a standard load and adjusting the tolerance requirements for each type of gate so that its input requirement is an integral multiple of the standard load.




Fig. 19—Experimental monostable circuits. (a) "Delay" gate, (b) OR gate, (c) AND gate, (d) "Inhibit" gate.

For example, the diode tolerance requirements for the OR gate may be relaxed so that its loading is the same as the two-input AND gate and the "Majority" gate. Such a procedure will result in a reduction in logical gain when tolerances are made greater.

Practical Circuits

A set of circuits has been designed using a tunnel diode with a knee current of 20 ma, a nominal capacitance of 200 pf and a negative resistance r_2 of 7 ohms. The resulting nominal switching time was 7.5 nanoseconds and the period of the cycle of operation of the gates was 130 nanoseconds. Figs. 19–21 show several gates with component values. All resistor tolerances are one per cent. The transformers that were used consisted of three primary turns and four secondary turns wound on a General Ceramics type F-303 toroid of Q-2 material. The coupling diodes were Transiton type T-9.

ACKNOWLEDGMENT

The author wishes to express his appreciation to J. L. Woika for his helpful discussions and assistance.




Fig. 20—Experimental bistable circuits. (a) Bistable element, (b) Read-out gate, (c) "Inhibit-set" gate, (d) "Output-set" gate.




Fig. 21—(a) Circuit diagram of complete storage unit, (b) logic diagram of complete storage unit.

A Secondary-Emission Pulse Circuit, Its Analysis and Application*

JAN A. NARUD†, MEMBER, IRE

Summary—This paper describes a regenerative pulse circuit using a single secondary-emission tube that is able to generate pulses having a rise time of 6 mμsec and a width continuously variable from 25 mμsec to 12 μsec. First, a theoretical discussion of the circuit is given in which expressions for pulse width and rise time are derived. Then, various practical realizations of the circuit are presented. Among others, these include a millimicrosecond pulse generator and a fast pulse height discriminator.

out various general properties of nonlinear circuits of this kind. Among other things, for instance, the analysis suggested that the loop gain was equal to unity at points from which jumps take place. Also, it clearly showed that the figure of merit of how well a vacuum tube will perform in a switching circuit is a ratio of the form

$$\frac{I_s}{(E_{cs} - E_{co}) \cdot C} = \frac{\text{saturation current}}{(\text{grid voltage interval between saturation and cutoff}) \times (\text{total capacitance})}$$

INTRODUCTION

IN the fields of high-speed computers, guided-missile tracking systems, and nuclear physics there has lately been an increasing demand for nonlinear active circuits capable of generating pulses in the millimicrosecond range at high repetition rates. In such circuits, thermionic secondary emission tubes show great promise of replacing the ordinary vacuum tube. The reasons for this are twofold. First, these tubes have a much higher ratio between saturation current and electrode capacitance than ordinary vacuum tubes, resulting in a smaller rise time for the same voltage level. Second, with these tubes it is possible to design a positive feedback configuration that has a small loop delay so that the interval between the times it is possible to turn the circuit on and off can be minimized.

This paper describes a regenerative pulse circuit using a single secondary emission tube that is able to generate pulses having a rise time of 6 mμsec and a width continuously variable from 25 mμsec to 12 μsec. First, a theoretical discussion of the circuit is given in which expressions for pulse width and resolving time are derived. Then, various practical realizations of the circuit are presented. Among others, these include a millimicrosecond pulse generator and a fast pulse-height discriminator.

Besides providing design criteria, the study of the secondary-emission pulse circuit has also served a second purpose. Since this circuit lends itself so well to analytical treatment, it has been a great aid in pointing

rather than the conventional figure of merit g_m/C .

DESCRIPTION OF SECONDARY EMISSION TUBES

Although the phenomenon of secondary emission has been used successfully for a long time to amplify the minute photoemission current in photoelectric tubes, its application to thermionic tubes has lagged behind and not until quite recently have reliable tubes of this type become commercially available. Therefore, since they are not yet used universally, a brief discussion will be given of the principles involved.

Fig. 1(a) and 1(b) shows, respectively, the cross section and the circuit symbol of the secondary-emission tube EFP 60 (made by Phillips in Holland). As in a regular pentode, it has a grid and a screen grid, but instead of the suppressor grid it has a pair of focusing electrodes, each consisting of three vertical rods. The secondary-emission electrode, the dynode, practically surrounds the plate, the two parts of which are placed in the two semicylindrical sections of the dynode. After the electrons have been accelerated by the screen, their direction of flow is changed by the focusing electrodes so that the major portion of the electrons strike the cylindrical sections of the dynode. The plate, since it is at a higher potential than the dynode, will attract the secondary electrons emitted from the dynode. To make the plate more susceptible to secondary than to primary electrons, each half is formed as a thin strip with its flat surfaces facing the dynode.

In Fig. 2(a) are shown the plate current, the dynode current, the screen grid current, the cathode current and the grid current as a function of the grid voltage. It is seen that the dynode and the plate current are, respectively, about two and three times that of the cathode current. Also, it should be noted that the grid current is so small compared to the other currents that it may be neglected in the analysis to follow. Finally, in

* Received by the PGEC, November 4, 1959; revised manuscript received, July 14, 1960. The work reported here was sponsored by the Office of Naval Research, under contract No. Nonr-1866(16), the U. S. Army Signal Corps, and the U. S. Air Force.

† Mohansic Res. Lab., IBM Corp., Yorktown Heights, N. Y. Formerly with the Div. of Engrg. and Appl. Phys., Harvard University, Cambridge, Mass.




Fig. 1—Cross-section (a) and circuit symbol (b) for the secondary emission tube EFP-60.




Fig. 3—(a) The secondary emission pulse circuit. (b) Its low-frequency equivalent circuit. (c) Its high-frequency equivalent circuit.




Fig. 2—(a) Plate current (I_p), dynode current (I_d), screen grid current (I_s), cathode current (I_k), and grid current (I_c) as a function of grid-voltage (e_c) for secondary emission tube EFP-60. (b) Dynode-current dynode-voltage characteristics for the secondary emission tube EFP-60.

Fig. 2(b) are shown the current-voltage characteristics of the dynode with the grid voltage as a parameter. It should be noted that the dynode voltage at which maximum secondary emission occurs varies with grid voltage, being about 150 volts for $e_c = -3$ volts and 115 volts for $e_c = 0$ volts.

THE SECONDARY-EMISSION PULSE CIRCUIT

The circuit diagram of the secondary-emission pulse circuit is depicted in Fig. 3(a). Both the grid and the dynode are coupled to their respective bias supplies E_{cc} and E_{dd} through a resistance and an inductance in series, the inductances being present only for the purpose of compensating for the degenerative effects of the stray capacitances C_d and C_g . The grid and the dynode are coupled together through the capacitor C_c , thereby furnishing a positive feedback loop around these electrodes when the tube is conducting. The trigger source necessary to activate the circuit is represented by the constant current generator coupled to the dynode.




Fig. 4—The I_d/e_c characteristics (solid line), the load line, and approximate tube function (dashed line).

Depending upon the magnitude of the bias voltage E_{cc} and the loop gain, the circuit may have a more stable mode of operation, be free-running, or work as an amplifier. We shall first discuss the case in which the circuit is monostable. For such operation, the bias voltage E_{cc} must be selected below (or above) the region of unity loop gain, and the "instantaneous" load line $e_c - E_{cc} = [(R_g R_d)/(R_g + R_d)] i_d$ should intersect the tube characteristics at three points. This is shown in Fig. 4, where the points A, B and C represent the operating points of the circuit. Since the loop gain is clearly less than one at A and larger than one at B, these are of the stable and unstable kind, respectively. The loop gain at C is also less than one, but since the circuit can stay at this point only for an instant, this point is quasi-stable.

If a trigger signal having sufficient magnitude and duration to drive the circuit past its unstable operating point is applied, the circuit will first flip over to the quasi-stable operating point. Then, as the capacitor C_c becomes charged, the operating point will move along the I_d/e_c characteristics until a point is reached at which the loop gain of the circuit becomes equal to unity. This is the point D, where the load line is just tangent to the tube

characteristics. A jump now takes the circuit to the point E , where this load line intersects the e_c axis, after which the circuit again comes to rest at A .

In analyzing the circuit, we may take advantage of the facts that the coupling capacitor C_c is usually much larger than the stray capacitances C_g and C_d , and that the series inductances are very small. Therefore, during the times the coupling capacitor C_c is charged and discharged, the effect of stray capacitances and inductances may be neglected, while when the circuit is triggered and during the jump it may be assumed that the voltage across C_c stays constant. In other words, the behavior of the circuit during the times the tube is conducting and after it has become cut off may be calculated from the equivalent circuit in Fig. 3(b), and its behavior during rapid transitions from the one in Fig. 3(c).

From the equivalent circuit in Fig. 3(b), the equations governing the circuit are:

$$\left(C_c \frac{d}{dt} + \frac{1}{R_g} \right) e_c - C_c \frac{de_d}{dt} = \frac{E_{cc}}{R_g} \quad (1)$$

$$C_c \frac{de_c}{dt} + \left(C_c \frac{d}{dt} + \frac{1}{R_d} \right) e_d = I_d(e_c, e_d) + \frac{E_{dd}}{R_d}$$

Eliminating e_d between these two equations we get

$$(R_g + R_d) \frac{de_c}{dt} + \frac{\left[1 - R_d \frac{\partial I_d(e_c, e_d)}{\partial e_d} \right] (e_c - E_{cc})}{1 - R \left[\frac{\partial I_d(e_c, e_d)}{\partial e_c} + \frac{\partial I_d(e_c, e_d)}{\partial e_d} \right]} = 0, \quad (2)$$

where $R = R_g R_d / (R_g + R_d)$ and $I_d(e_c, e_d)$ represents the relationship of the grid voltage, the dynode voltage and the dynode current given by the tube characteristics. Also, the coefficient $C_c(R_g + R_d)$ is the characteristic time constant of the circuit, and the term

$$\left(1 - R_d \frac{\partial I_d(e_c, e_d)}{\partial e_d} \right) (e_c - E_{cc})$$

represents the steady-state equation; that is, the equation governing the circuit during equilibrium. In a properly designed circuit, however,

$$\frac{\partial I_d(e_c, e_d)}{\partial e_d} \neq \frac{1}{R_d},$$

e_c can, at equilibrium, only be equal to E_{cc} . Moreover, from the following, the term

$$G = R \left(\frac{\partial I_d(e_c, e_d)}{\partial e_c} + \frac{\partial I_d(e_c, e_d)}{\partial e_d} \right) \quad (3)$$

will be defined as the "instantaneous loop-gain function" or simply as the loop-gain of the circuit and, accordingly,

$$F = 1 - R \left(\frac{\partial I_d(e_c, e_d)}{\partial e_c} + \frac{\partial I_d(e_c, e_d)}{\partial e_d} \right) \quad (4)$$

is therefore the "instantaneous return difference function." The reasons for defining these quantities in this way are twofold. First, since

$$\frac{\partial I_d(e_c, e_d)}{\partial e_c}$$

represents the transconductance of the tube and

$$-\frac{\partial I_d(e_c, e_d)}{\partial e_d}$$

the dynode conductance, it is evident that G actually represents the loop-gain of the circuit for instantaneous changes of the grid voltage. Second, when the operation of the tube may be regarded as linear, the expressions for G and F reduce to the linear loop-gain and return difference calculated at infinite frequency. To show this, let

$$I_d(e_c, e_d) = I_0 + g_m e_c - g_d e_d, \quad (5)$$

where g_m and g_d represent the transconductance and dynode conductance of the tube, respectively. Substituting this expression for $I_d(e_c, e_d)$ into (1) and replacing d/dt with the Laplace operator s , the network determinant of the circuit becomes

$$\Delta = \begin{vmatrix} sC_c + \frac{1}{R_g} & -sC_c \\ -(sC_c + g_m) & sC_c + g_d + \frac{1}{R_d} \end{vmatrix}, \quad (6)$$

and therefore the return difference with respect to the tube becomes¹

$$F(S) = \frac{\Delta}{\Delta_{g_m=0, g_d=0}} = 1 - R \frac{g_m - g_d \left(1 + \frac{1}{sC_c R_g} \right)}{1 + \frac{1}{sC_c (R_g + R_d)}} \quad (7)$$

Letting $S \rightarrow \infty$, we have

$$\begin{aligned} F(\infty) &= 1 - R(g_m - g_d) \\ &= 1 - R \left(\frac{\partial I_d(e_c, e_d)}{\partial e_c} + \frac{\partial I_d(e_c, e_d)}{\partial e_d} \right) \end{aligned} \quad (8)$$

thus reducing to (4).

As a result of the above discussion, (2) may be written

$$\begin{aligned} &(\text{characteristic time constant}) \cdot \frac{d}{dt} (\text{dependent variable}) \\ &+ \frac{(\text{steady-state equation})}{(\text{instantaneous return difference function})} = 0. \end{aligned} \quad (9)$$

¹ See [1], chs. 4-6, pp. 44-102.

The interesting aspect of this equation is that if we had selected any of the other voltages or currents in the circuit as our dependent variable, the equations obtained would have been exactly of the same form. As a matter of fact, all circuits governed by only one characteristic time constant may be written in the form of (9), and the results arrived at in this paper may therefore be applied to circuits of this kind in general.

MONOSTABLE OPERATION

For the purpose of analyzing the performance of the secondary emission pulse circuit, it is sufficiently accurate to assume that $I_d(e_c, e_d)$ is a function of e_c only. This follows from the fact that when practical embodiments of the circuit are realized, the variation of the dynode voltage is so small that its effect on the dynode current is negligible compared to that of the grid voltage. Thus, (2) may be written:

$$C_c(R_g + R_d) \frac{de_c}{dt} + \frac{e_c - E_{cc}}{1 - R \frac{dI_d(e_c)}{de_c}} = 0. \quad (10)$$

Also, under these conditions, the dynode voltage may be explicitly expressed in terms of the grid voltage as follows:

$$e_d = R_d I_d(e_c) - \frac{R_d}{R_g} (e_c - E_{cc}) + E_{dd}. \quad (11)$$

From (10) it is seen that the slope of the time response, de_c/dt , is infinite when the loop-gain,

$$G = R \frac{dI_d(e_c)}{de_c}, \quad (12)$$

becomes equal to unity, thus indicating that a jump may take place from such a point. Accordingly, the values of the grid voltage, e_{cj}^- , that represent jump points may be found by equating the loop-gain function equal to unity:

$$R \left. \frac{dI_d(e_c)}{de_c} \right|_{e_c=e_{cj}} = 1. \quad (13)$$

The voltage attained by the grid after the jump is found from the fact that the energy stored in the system cannot change instantaneously. Thus, the voltage across the coupling capacitor must stay constant during the jump, which allows us to write

$$e_{dj}^- - e_{cj}^- = e_{dj}^+ - e_{cj}^+, \quad (14)$$

where (e_{cj}^-, e_{dj}^-) and (e_{cj}^+, e_{dj}^+) represent respectively the voltages at the grid and the dynode before and after the jump. Substituting for e_{dj}^- and e_{dj}^+ from (11), (14) may be written:²

$$e_{cj}^+ - RI_d(e_{cj}^+) = e_{cj}^- - RI_d(e_{cj}^-). \quad (15)$$

² It should be noted that if E_{cc} is substituted for e_{cj}^- and e_c for e_{cj}^+ , this equation reduces to the equation for the instantaneous load line in Fig. 4; that is, $e_c - E_{cc} = RI_d(e_c)$.

When the circuit has a monostable mode of operation however, the tube is cut off after the jump; i. e., $I_d(e_{cj}^+) = 0$, and the final form of (15) becomes

$$e_{cj}^+ = e_{cj}^- - RI_d(e_{cj}^-). \quad (16)$$

To solve (10), we must obtain an analytical expression for the tube characteristics. In this paper, we will approximate the characteristics with a function that is zero below cutoff, $e_c < E_{co}$, equal to I_{ds} above the saturation point, $e_c \geq E_{cs}$, and represented by a ratio of two second-degree polynomials in the interval $E_{co} \leq e_c \leq E_{cs}$.

$$I_d(e_c) = \frac{N_2 e_c^2 + N_1 e_c + N_0}{e_c^2 + D_1 e_c + D_0}. \quad (17)$$

The five coefficients of these two polynomials can be determined by requiring that the value of (17) and its slope shall be the same as the actual tube characteristics at a prescribed number of points. Specifying, for instance, that (17) shall go through the points

$$(E_{co}, 0), \left(\frac{E_{cs} + E_{co}}{2}, \frac{I_{ds}}{2} \right) \text{ and } (0, I_{ds})$$

and requiring the slope to be equal to zero at the first and last of these points, we have enough information to determine all of the coefficients. Thus, the resulting expression for $I_d(e_c)$, becomes

$$I_d(e_c) = I_{ds}, \quad e_c \geq E_{cs} \quad (18)$$

$$I_d(e_c) = \frac{I_{ds}}{2} \frac{(e_c - E_{co})^2}{\left(\frac{E_{cs} - E_{co}}{2} \right)^2 + \left(e_c - \frac{E_{cs} + E_{co}}{2} \right)^2}, \quad (19)$$

$$E_{co} \leq e_c \leq E_{cs} \quad (18)$$

$$I_d(e_c) = 0, \quad e_c \leq E_{co}. \quad (18)$$

The dashed curve in Fig. 4 shows a plot of this function. It is seen that it resembles quite closely the behavior of the tube characteristics, and it is therefore to be expected that the solution of (10), with this function substituted for the real $I_d(e_c)$, should approximate the exact behavior of the circuit very closely. Indeed, experiments bear this out.

The solution to (10) is greatly simplified if the independent and dependent variables are normalized. Thus if we substitute for t and e_c

$$t = \tau(R_g + R_d)C_c \quad (20)$$

$$e_c = \frac{E_{cs} - E_{co}}{2} x + \frac{E_{cs} + E_{co}}{2}, \quad (21)$$

which define τ and x , and call

$$I_d(e_c) = \frac{I_{ds}}{2} f(x), \quad (22)$$

$$y = 2 \frac{e_d - E_{dd}}{E_{cs} - E_{co}}, \quad (23)$$

$$\alpha = 1 + 2 \frac{E_{co} - E_{cc}}{E_{cs} - E_{co}}, \quad (23)$$

$$\beta = \frac{RI_{ds}}{E_{cs} - E_{co}}, \quad (24)$$

$$\gamma = 1 + \frac{R_d}{R_g}, \quad (25)$$

en (10), (11), (13), (16) and (18) become, respectively:

$$\frac{dx}{d\tau} + \frac{x + \alpha}{1 - \beta \frac{df(x)}{dx}} = 0, \quad (26)$$

$$y = \beta \gamma f(x) - (\gamma - 1)(x + \alpha), \quad (27)$$

$$\beta \left. \frac{df(x)}{dx} \right|_{x=x_j^-} = 1, \quad (28)$$

$$x_j^+ = x_j^- - \beta f(x_j^-), \quad (29)$$

$$f(x) = 2, \quad x \geq 1 \quad (30a)$$

$$f(x) = \frac{(x + 1)^2}{x^2 + 1}, \quad -1 \leq x \leq 1 \quad (30b)$$

$$f(x) = 0, \quad x \leq -1. \quad (30c)$$

these equations, x , y and $f(x)$ represent the normalized grid voltage, dynode voltage, and tube function, respectively. The cutoff point, E_{co} , is now located at $x = -1$ and the saturation point, E_{cs} , at $x = 1$. The parameter α represents the normalized grid bias and β the corresponding normalized value of load resistance R . The normalized saturation current is equal to 2 and the normalized loop-gain of the circuit is $\beta[df(x)/dx]$. Initially, the stable (A) and the quasi-stable (C) operating points are located at $-\alpha$ and $2\beta - \alpha$, respectively.

The general solution of (26) is of the form

$$\tau - \tau_o = \beta \int \frac{df(x)}{x + \alpha} dx - \ln(x + \alpha) \quad (31)$$

$$\tau_o = \beta \left(\frac{f(x)}{x + \alpha} + \int \frac{f(x)}{(x + \alpha)^2} dx \right) - \ln(x + \alpha), \quad (32)$$

where τ_o is a constant of integration. Substituting successively the expressions for the normalized tube function $f(x)$ into these equations, specifying that the initial value of x is $2\beta - \alpha$ and matching the boundary conditions at the three intervals, we get these respective solutions of (26):

$$\tau = \ln \frac{2\beta}{x + \alpha} \quad (33a)$$

when $x \geq 1$;

$$\tau = \frac{2\beta}{(\alpha^2 + 1)^2} \left[(\alpha^2 + 1) \left(\frac{\alpha x + 1}{x^2 + 1} - \frac{\alpha + 1}{2} \right) + 2\alpha \left(\arctan x - \frac{\pi}{4} \right) + \frac{\alpha^2 - 1}{2} \ln \frac{(1 + \alpha)^2(x^2 + 1)}{2(x + \alpha)^2} + \ln \frac{2\beta}{x + \alpha} \right], \quad (33b)$$

when $-1 \leq x \leq 1$; and

$$\tau = \ln \frac{x_j^+ + \alpha}{x + \alpha} + \tau_W \quad (33c)$$

when $x \leq -1$.

In the last equation, τ_W is the time when the jump takes place, or in other words, the value attained by (33b) when x becomes equal to x_j^- . The quantity x_j^+ represents the normalized grid voltage at the end of the jump and is given by (29).


In terms of these equations, if the circuit is initially resting at the stable operating point ($x = -\alpha$) and a trigger signal of sufficient width and magnitude is applied, the circuit will first jump over to its quasi-stable operating point located at $x = 2\beta - \alpha$. The grid voltage will then start to decay according to (33a) until the saturation point, $x = 1$, is reached, after which it will proceed in conformance with (33b). This equation, in turn, will govern the response up to the time the loop gain of the circuit becomes equal to unity; *i.e.*, when $x = x_j^-$. Substituting for $f(x)$ in (28), we can express the location of this point explicitly in terms of β , as

$$x_j^- = \sqrt{\sqrt{\beta(\beta + 4)} - (1 + \beta)}. \quad (34)$$


As explained before, at the unity loop-gain point, a jump takes place to the point x_j^+ , given by (29), after which the stable operating point is approached exponentially according to (33c).

It should be noted that, according to (34), actually two points of unity loop gain exist. The other one, corresponding to a minus sign in front of the outer square root, is located between the stable and the unstable operating points, and jumps therefore cannot take place from it. However, if both the operating points A and C had been of the quasi-stable kind, jumps would have taken place from both of the unity loop-gain points.

The results of calculating the grid voltage response from these equations are shown in Figs. 5(a), 6(a), and 7(a). Also depicted together with these are the corresponding dynode voltages as calculated from (27). In the first of these figures, $\alpha = \beta = 1$, which represents the case where the stable operating point is located at the cutoff point, E_{co} , in Fig. 4 and the quasi-stable one at the saturation point, E_{cs} ; *i.e.*, the points at which the tube has just barely become cutoff and saturated. Since it is important to make the circuit relatively independent of changes in the tube characteristics, deviations




(a)




(b)

Fig. 5—(a) Calculated transient response of the grid voltage, (b) Transient response of the dynode voltage for various values of γ .




(a)




(b)

Fig. 6—Calculated responses (a) of the grid voltage and (b) of the dynode voltage for various values of α , when $\alpha=\beta=7$.

from the nominal value of circuit components, spurious trigger signals, noise, etc., the bias E_{cc} should not be selected larger than E_{cs} and the slope of the load line in Fig. 4 not less than that of the line going through the cutoff and the saturation points. Hence, the case depicted in Fig. 5 may be regarded as the case where the parameters α and β attain their minimum values. Fig. 6(a) shows the effect of increasing both α and β to seven, which on the i_d/e_c characteristics is equivalent to moving



(a)



(b)

Fig. 7—Calculated responses (a) of the grid voltage and (b) of the dynode voltage for various values of α , when $\alpha=5$, and $\beta=3$.

the stable operating point $3(E_{cs} - E_{co})$ units to the left of E_{cs} and the quasi-stable point to the right of E_{cs} by the same amount. It is seen that both the pulse width and the undershoot have now increased considerably, being now roughly three times as large as in the previous case. Moreover, in Fig. 7(a) is shown the consequence of increasing α and β in such a way that the stable operating point moves beyond E_{co} while the quasi-stable point remains fixed at E_{cs} ; i.e., $2\beta - \alpha = 1$. Rather than being increased, the pulse width and the undershoot have now decreased about nine times. Also, the grid voltage pulse is now squarer in shape. Finally, from the responses of the dynode voltage it should be noted that the overshoot of this voltage just after the jump has the same magnitude as the corresponding undershoot of the grid voltage when $\gamma = 2$.

These results agree very well with experimentally obtained responses as can be seen from Fig. 8, which displays oscillographic pictures of the grid and the dynode voltages for the case when $\alpha=\beta=1$. For instance, both calculations and measurements show the pulse width to be slightly less than $0.2(R_g + R_d)C_s$ and the undershoot of the grid voltage about 15 per cent.

The normalized pulse width for any value of α and β can be found from (33b) by substituting x_j^- for x in it. However, since the quantity x_j^- is only a function of β , the expression for the absolute pulse width may be written as

$$T_W = (R_g + R_d)C_c\tau_W(\alpha, \beta), \quad (3)$$

where $\tau_W(\alpha, \beta)$ represents (33b) when $x = x_j^-$. Solving for R_g and R_d from (24) and (25) and substituting for




Fig. 8— $8 - C_c(R_g + R_d) = 10 \mu\text{sec}$ scale: $1 \mu\text{sec}/\text{division}$. Transient response (a) of the grid voltage; (b) of the dynode voltage, with $\gamma = 2$; and (c) of the dynode voltage, with $\gamma = 6$.

These two quantities, we may also write the above equation as:

$$T_W = \frac{\gamma^2}{\gamma - 1} \frac{E_{cs} - E_{co}}{I_{ds}} C_c \beta \tau_W(\alpha, \beta). \quad (36)$$

Fig. 9 are shown the variations of the normalized pulse width, $\tau_W(\alpha, \beta)$, for various values of α and β . It is seen also that this figure suggests that the pulse width normally increases with β unless $2\beta - \alpha = 1$, in which case it decreases. That this is true in general for the normalized as well as the absolute pulse width can be seen by taking the limit of (36) as α and β become large. It is easily shown from (34) that x_j^- approaches 1 and from (33b) that

$$T_W \rightarrow \frac{\gamma^2}{\gamma - 1} \frac{E_{cs} - E_{co}}{I_{ds}} C_c \ln \left(\frac{2\beta}{x_j^- + \alpha} \right)^\beta \quad (37)$$

for large α and β . Hence, the absolute pulse width will increase with β as long as $2\beta - \alpha > 1$, but decrease to zero when $2\beta - \alpha = 1$. Also, it is evident that the change of pulse width for a given variation of β is greater as $2\beta - \alpha$ comes larger, that is, the further away from the saturation point the quasi-stable operating point is located. For all practical purposes it is sufficiently accurate to neglect the terms within the large parentheses of (33b) when the pulse width is calculated. Thus, the expression for the absolute pulse width reduces to

$$T_W \approx (R_g + R_d) C_c \ln \frac{2\beta}{x_j^- + \alpha}, \quad (38)$$

$$T_W = \frac{\gamma^2}{\gamma - 1} \frac{E_{cs} - E_{co}}{I_{ds}} C_c \beta \ln \frac{2\beta}{x_j^- + \alpha}, \quad (39)$$




Fig. 9—The normalized pulse width as a function of α and β .

where x_j^- is, as before, given by (34). From (35) and (38), it is seen that the absolute pulse width is linearly proportional to C_c but only approximately so to R_g (or R_d) when $\gamma \sim 1$. The latter statement follows from the facts that when $\gamma \sim 1$, $R_d \ll R_g$, $R \sim R_d$ and therefore independent of R_g . Also, it should be noted that the minimum value of the term $\gamma^2/\gamma - 1$ occurs when $\gamma = 2$. Hence, when the time consumed by the fast transitions may be neglected, minimum pulse width is obtained if $R_g = R_d$, $2\beta - \alpha = 1$ and if α and β are chosen as large as possible. In such cases the pulse width is approximately

$$T_{W\min} \approx 4 \frac{E_{cs} - E_{co}}{I_{ds}} C_c \beta \ln \frac{2\beta}{1 + \alpha}. \quad (40)$$

When the circuit must operate with a high duty-factor, it is important to make the undershoot (or the overshoot) and the recovery time as small as possible. Therefore, it is worthwhile to investigate how these quantities may be minimized. The fractional undershoot of the grid voltage in units of the initial pulse height, 2β , may, from (29), be written as:

$$\rho = \frac{-\alpha - x_j^+}{2\beta} = \frac{\beta(f(x_j^-)) - (x_j^- + \alpha)}{2\beta}. \quad (41)$$

Introducing the fact that for dependable operation the quasi-stable operating point should be located at or above the saturation point; that is, $2\beta - \alpha \geq 1$, the above equation becomes:

$$\rho \geq \frac{1 - x_j^-}{2\beta} + \frac{f(x_j^-)}{2} - 1. \quad (42)$$

Hence, the undershoot is smallest when $2\beta - \alpha = 1$; i.e., when the quasi-stable operating point is located at E_{cs} . Also, since x_j^- increases monotonically from 0.486 to 1 when β is varied from its minimum value of 1 to infinity, α and β should also be selected as large as possible.

Furthermore, the time it takes the grid voltage to recover from the value it has just after the jump to a certain prescribed interval, ϵ , away from the stable operating point, may be found from (33c) by substituting $-\alpha - \epsilon$ for x into it. Thus,

$$T_R = (R_g + R_d)C_s \ln \frac{\beta f(x_j^-) - (x_j^- + \alpha)}{\epsilon}, \quad (43)$$

where we have introduced the expression for x_j^+ from (29). Substituting, as before, for R_g and R_d from (24) and (25), we may also write this equation as

$$T_R = \frac{\gamma^2}{\gamma - 1} \frac{E_{cs} - E_{co}}{I_{ds}} C_s \ln \frac{\beta f(x_j^-) - (x_j^- + \alpha)}{\epsilon}. \quad (44)$$

Introducing again the fact that $2\beta - \alpha \geq 1$, it is easily shown also that T_R will be smallest when $2\beta - \alpha = 1$ and when α and β are chosen as large as possible. Also, by differentiating the term $\gamma^2/\gamma - 1$ it is found that it is minimum when $\gamma = 2$. Moreover, from (27) it can be seen that the recovery of the dynode voltage is equal to or faster than that of the grid voltage when $\gamma = 2$; so the above conditions are also compatible with the recovery of the dynode voltage as well. Hence, when the circuit must operate under high duty-factor conditions, the quasi-stable operating point should be located at the point of saturation, α and β should be selected large, and R_g should be made equal to R_d . Also, if it is desirable to vary the pulse width, by the same token this should be done by changing C_s rather than R_g or R_d .

It should be pointed out, however, that these conditions are somewhat modified when the pulse width is small and the repetition rate high, since the effect of the stray capacitances and the trigger signal must then be taken into account. This, as we shall see later, requires that α and β be selected close to unity.

ASTABLE OPERATION

If the bias voltage E_{cc} is chosen within the region of loop gain larger than one, the operating point at A will also be of the quasi-stable kind. In other words, the unstable operating point is now located between two semi-stable operating points, and jumps may therefore take place from each of the unity loop-gain points. Thus, a limit cycle may be formed around the unstable operating point and sustained relaxation oscillations result.

The basic equations governing these oscillations are the same as those controlling the transient response in the monostable case. The only changes are that now the solutions to (32) have to be applied repeatedly over the cycle and that the boundary conditions between the intervals, in which these equations are valid, are different. Referring to Fig. 10 for the significance of the various symbols, we see that the equations governing the response of the normalized grid voltage in this case are

$$\tau = \ln \frac{x_{j-1}^+ + \alpha}{x + \alpha} + \tau_{j-1}, \quad (45)$$




Fig. 10—Response of the grid voltage when the circuit is astable.

for $1 \leq x \leq x_{j-1}^+$, and

$$\begin{aligned} \tau = & \frac{2\beta}{(\alpha^2 + 1)^2} \left\{ (\alpha^2 + 1) \left(\frac{\alpha x + 1}{x^2 + 1} - \frac{\alpha + 1}{2} \right) \right. \\ & + 2\alpha \left(\arctan x - \frac{\pi}{4} \right) + \frac{\alpha^2 - 1}{2} \ln \frac{(x^2 + 1)(1 + \alpha)}{2(x + \alpha)^2} \\ & \left. + \ln \frac{x_{j-1}^+ + \alpha}{x + \alpha} + \tau_{j-1} \right\} \end{aligned} \quad (46)$$

in the interval $1 \geq x \geq x_j^- = \sqrt{\sqrt{\beta(\beta + 4)} - (1 + \beta)}$.

As before, when the unity loop-gain point x_j^- is reached, a jump takes place to the point

$$x_j^+ = x_j^- - f(x_j^-), \quad (47)$$

after which

$$\tau = \ln \frac{x_j^+ + \alpha}{x + \alpha} + \tau_j \quad (48)$$

when $x_j^+ \leq x \leq -1$ and

$$\begin{aligned} \tau = & \frac{2\beta}{(\alpha^2 + 1)^2} \left\{ (\alpha^2 + 1) \left(\frac{\alpha x + 1}{x^2 + 1} - \frac{1 - \alpha}{2} \right) \right. \\ & + 2\alpha \left(\text{arctg } x + \frac{\pi}{4} \right) + \frac{\alpha^2 - 1}{2} \ln \frac{(x^2 + 1)(\alpha - 1)}{2(x + \alpha)^2} \\ & \left. + \ln \frac{x_j^+ + \alpha}{x + \alpha} + \tau_j \right\} \end{aligned} \quad (49)$$

for

$$-1 \leq x \leq x_{j+1}^- = -\sqrt{\sqrt{\beta(\beta + 4)} - (1 + \beta)}.$$

When x attains the value, x_{j+1}^- , of the other loop-gain point, a jump again takes place. However, this time it is in the upward direction to a point beyond the semi-stable operating point C , given by:

$$x_{j+1}^+ = x_{j+1}^- + \beta(2 - f(x_{j+1}^-)). \quad (50)$$

After this jump the cycle is completed and the response is again governed by (45). Also, from (49) and (46), it can easily be shown that the period of the oscillations

approximately given by

$$T_p \approx (R_g + R_d)C_c \ln \frac{x_j^+ + \alpha}{x_{j+1}^- + \alpha} \cdot \frac{x_{j+1}^+ + \alpha}{x_j^- + \alpha} \\ \approx \frac{\gamma^2}{\gamma - 1} \frac{E_{cs} - E_{co}}{I_{ds}} C_c \beta \ln \left(1 - \frac{2\beta}{\alpha + x_j^-} \right) \\ \cdot \left(1 + \frac{2\beta}{\alpha - x_j^-} \right). \quad (51)$$

From this expression, it is easily shown that the period has a minimum when $\alpha = \beta = 1$ and when $\gamma = 2$. This is the case shown in Fig. 10.

Finally, if E_{cc} is selected within the conducting region of the tube and if the loop-gain is less than one, the circuit of Fig. 3 operates as an amplifier. Because of the positive feedback, it can be made very sensitive. This, combined with the fact that these tubes saturate easily, makes such an amplifier ideal as a trigger source. Also, by selecting $g_m \cdot R_d > 1$ it is possible to cancel out some of the circuit capacity by the negative capacitance introduced by the positive feedback.

CALCULATION OF RISE TIME AND MINIMUM PULSE WIDTH

In order to obtain a reasonably accurate estimate of the rise time and the minimum pulse width obtainable from the circuit, we must consider the effects of stray capacitances, series inductances and the trigger signal. However, the coupling capacitor C_c may be neglected since it is usually much larger than the grid-to-ground capacity. Thus, we obtain the equivalent circuit of Fig. 1(c), from which the differential equation governing the grid voltage during the rapid transitions becomes

$$LC \frac{d^2 e_c}{dt^2} + \left[RC - L \frac{dI_d(e_c)}{de_c} \right] \frac{de_c}{dt} + e_c - E_{cc} \\ = RI_d(e_c) + \left(R + L \frac{d}{dt} \right) I_t(t), \quad (52)$$

where $I_t(t)$ represents the current delivered to the circuit by the trigger source. The equation obtained by setting $I_t(t)$ and the derivatives of e_c equal to zero,

$$e_c - E_{cc} = RI_d(e_c), \quad (53)$$

represents the equation that determines the operating points the circuit may temporarily have during the transitions. In other words, it is the equation governing the "instantaneous" load line in Fig. 4. Normalizing, as before, the dependent variable according to (20) but changing the normalization of time to

$$\tau = \frac{t}{RC} \quad (54)$$

and calling

$$m = \frac{L}{R^2 C}, \quad (55)$$

$$I_t(t) = \frac{I_{ds}}{2} g(\tau), \quad (56)$$

we see that (52) and (53) become, respectively:

$$m \frac{dx^2}{d\tau^2} + \left(1 - m\beta \frac{df(x)}{dx} \right) \frac{dx}{d\tau} + x + \alpha \\ = \beta f(x) + \left(1 + m \frac{d}{d\tau} \right) g(\tau) \quad (57)$$

and

$$x + \alpha = \beta f(x). \quad (58)$$

In general, the delay and rise time of the circuit are proportional to the effective load resistance R , and in order to make the transitions as rapid as possible R should be selected as small as possible. On the other hand, the demand for dependable operations requires that R should not be selected smaller than the value that causes the stable operating point to be located at cutoff (E_{co}) and the semistable one at the saturation point (E_{cs}). Hence, in order to investigate what the optimum switching conditions are, we need only consider the case when $\alpha = \beta = 1$, and (57) may be written

$$m \frac{dx^2}{d\tau^2} + \left(1 - m \frac{df(x)}{dx} \right) \frac{dx}{d\tau} + x + 1 \\ = f(x) + \left(1 + m \frac{d}{d\tau} \right) g(\tau). \quad (59)$$

As representative of typical trigger signals, the function $g(\tau)$ will in the following be assumed to be in the form of a ramp function pulse as shown in Fig. 11. The




Fig. 11—Assumed trigger function, normalization: $\tau = t/RC$.

results of solving (59) numerically for various values of the rise τ_{GR} , width τ_{GW} , and magnitude G of this trigger function are shown in Figs. 12 and 13. The calculations, were carried out for two values of m , namely, $m=0$ and $m=0.5$. In both cases, it was assumed that the circuit was initially at rest at the stable operating point at $x = -1$ and that $x'(0+) = 0$. Corresponding values of τ_{GR} , τ_{GW} and G of each curve are given in Table I, in which the normalized delay, rise and resolving times of each response are also listed. The resolving time, τ_S , is here defined as the time it takes the response to traverse 90 per cent of the interval between its initial and maximum values. The advantage of this definition is that it partially takes into account the hampering effects of large delays and overshoots.

The significance of the different transient responses in Figs. 12 and 13 can be summarized as follows: The




Fig. 12—Transient responses of the circuit in Fig. 3(c) to different types of trigger signals when $m=0$.




Fig. 13—Transient responses of the circuit in Fig. 3(c) to different types of trigger signals when $m=0.5$.

TABLE I
NORMALIZATION: $\tau=t/RC$

No.	m	G	τ_{GR}	τ_{GW}	τ_D Delay	τ_R Rise	τ_S Resolution
I	0	2	0.25	0.85	0.7	0.8	1.1
II		2	0.25	0.45	0.7	2.5	2.7
III		1.5	0.25	0.95	0.9	1.35	1.65
IV		1	0.25	1.15	1.4	3.8	4.2
V		1	0.25	0.85	—	—	—
VI		0.816	4.08	0	4.1	3.1	5.35
I	0.5	2	0.25	0.64	0.6	0.6	1
II		2	0.25	0.35	0.6	0.9	1.35
III		1.5	0.25	0.71	0.75	0.85	1.25
IV		1	0.25	0.81	1.05	1.65	2.1
V		1	0.25	0.61	1.25	2.7	3.15
VI		0.7	3.5	0	3.5	2.55	4.5

two curves labeled I represent the transient responses when the applied trigger signal has a normalized magnitude of 2 and a rise time of 0.25. The width τ_{GW} was adjusted such that the trigger function started to decay when x reached the value 0.9. Comparing the two curves, we see that the resolving times equal 1.1 and 1.0,

respectively, and that the curve in Fig. 13 has considerably more overshoot. Also, it should be noted that, since the trigger current is here equal to the saturation current of the tube, these cases represent the conditions under which the respective resolving times are minimized. In the second case (II), the width of the trigger function was adjusted in such a manner that it started to decay when x was equal to zero, while the magnitude and rise of the former case were retained. It can be seen that the resolving times have now increased considerably, to 2.7 and 13.5, respectively. For dependable transition from the stable to the semistable operating points, trigger signals having less pulse width than indicated here should not be used.

The third case (III) illustrates the effect of reducing both the magnitude and the width of the trigger function, which was now made to decay when the transient responses reached $x=0.5$. Comparing the values of the resolving times here with those of case I, it can be seen that they have increased only slightly.

In cases IV and V, the responses of small and narrow trigger signals are considered. In the former case, the trigger started to decay at $x=0$; and in the latter, at $x=-0.25$. From Table I it is seen that the resolving time with $m=0$ has now increased nearly four times over that of case I, while the corresponding factor for the shunt-peaked circuit is only 2.1. In case V, the trigger signal did not have sufficient magnitude and duration to make the circuit register it when $m=0$. In the shunt-peaked circuit, however, enough energy was stored in the inductance by the trigger source to slide the circuit past the unstable operating point ($x=0$).

Finally, the effect of a trigger signal with a slow rise time is illustrated (VI). The trigger function was assumed to rise with a slope of 0.2 until the corresponding transient responses reached zero, at which time it was made to decay with the same slope. It is seen from Table I that not only are the resolving times very large in this case, but also only a slight improvement is obtained by using a shunt-peaked circuit.

From the above considerations, it is evident that the transient response of a circuit of this type is greatly affected by the magnitude and shape of the applied trigger signal. Depending upon the characteristics of this function, values of the normalized resolving time ranging from about 1.0 to 5.5 may be obtained. Ideally, the applied trigger pulse should have a magnitude as large as possible and a width sufficient to drive the circuit through 50–80 per cent of the interval past its unstable operating point ($x=0.5\rightarrow0.8$).

Comparing the transient responses in Figs. 12 and 13, it can be seen that the curves have more overshoot and do not change so abruptly in the shunt-peaked case. This is, of course, due to the energy stored in the inductance supplying current to the circuit after the trigger signal has vanished. Also, it is evident from Table I that the improvement obtained by using a shunt-peaked circuit is much greater for trigger pulse

possible in these to increase the saturation current without too large an increase of circuit capacitance. For instance, with a tube having three dynodes, a pulse circuit that is able to generate pulses of between 5 and 10 μsec width and 100 volts magnitude could easily be realized. It should be pointed out, however, that when a large number of dynodes are added, the limiting factor will not be the ratio η but rather the loop delay introduced by the time it takes the electrons to go from the cathode to the last dynode. In the EFP-60 circuit, this delay is of no consequence since the transit time between the cathode and the dynode is between 2 and 5 μsec , depending upon the voltage.

ACKNOWLEDGMENT

The author wishes to express his appreciation to B. Henning and A. Pandiscio for their contributions to this paper.

BIBLIOGRAPHY

- [1] H. W. Bode, "Network Analysis and Feedback Amplifier Design," D. Van Nostrand Co., Inc., New York, N. Y.; 1945.
- [2] H. Bruining, "Secondary electron emission," *Phillips Tech. Rev.*, vol. 3, pp. 80-86; 1948.
- [3] G. Diemer and J. L. M. Jonker, "On the time delay of secondary emission," *Phillips Res. Repts.*, vol. 5, pp. 161-172; 1950.
- [4] A. T. W. M. Van Overbeck, "Voltage controlled secondary emission multipliers," *Wireless Engr.*, vol. 28, p. 114; April, 1951.
- [5] J. L. H. Jonker, "On the theory of secondary electron emission," *Phillips Res. Repts.*, vol. 7, pp. 1-20; 1952.
- [6] R. L. Garwin, "A pulse generator for the millimicrosecond range," *Rev. Sci. Instr.*, vol. 21, pp. 903-904; 1950.
- [7] F. H. Wells, "Fast pulse circuit techniques for scintillation counters," *Nucleonics*, vol. 10, pp. 28-33; 1952.
- [8] N. F. Moody, G. J. R. MacLusky, and M. I. Deighton, "Millimicrosecond pulse techniques," *Electronic Engrg.*, vol. 24, pp. 214-219; 1952.
- [9] J. Fischer and J. Marshall, "A ten millimicrosecond scaler," *Proc. Natl. Electronics Conf.*, vol. 9, pp. 491-500; 1953.
- [10] I. A. Lewis and F. H. Wells, "Millimicrosecond pulse techniques," McGraw-Hill Book Co., Inc., New York, N. Y.; 1954.
- [11] J. A. Narud, "Theory of Nonlinear Feedback Systems Having a Multiple Number of First Order Operating Points and Its Application to Millimicrosecond Counting Techniques," Stanford University, Stanford, Calif., AEC-HEPL Rept. No. 34; February, 1955.

An Electrically Alterable Nondestructive Twistor Memory*

R. L. GRAY†, MEMBER, IRE

Summary—The twistor is a relatively new memory device which may be operated either in a conventional destructive read-out mode, or, by the method explained in this paper, in a nondestructive mode.

This paper discusses the basic principles of twistor operation and shows how the twistor may be fabricated into a memory. A nondestructive method of reading a twistor memory by the use of multiple solenoids is described. A typical configuration of a twistor memory which, by the use of this nondestructive reading method, may be operated either in a destructive mode or in a nondestructive mode, is shown.

INTRODUCTION

IN mid-1957 the development of a new memory element was announced by the Bell Telephone Laboratories. Designated the "twistor," the new device showed promise of making possible better and more economical random-access memories for digital computers. As a substitution for the conventional square-loop magnetic cores in coincident-current or word-select memory systems, the twistor would require less driving power and would greatly simplify production. The twistor also offers several other significant advantages

over core memories, including increased immunity to environmental extremes.

During the twistor study at the Burroughs Research Center, a method was developed which permits the information stored in a twistor memory to be read out without destruction. In previous random-access magnetic memories, including the familiar ferrite core arrays, sensing of stored information was possible only by resetting all elements to a common state; those elements which were in the opposite state would register outputs, while those already in the common state would register no output. In such systems, if continued storage of the sensed information is required, the information must be temporarily stored and then rewritten into the memory in the write part of the read-write cycle. While this is a simple enough procedure, it presents the possibility of losing information between the read and write operations. Such a loss is not critical in the case of working data storage in an arithmetic digital computer since the program can be designed to recognize the loss and recompute the lost data. However, program and constant data cannot be restored if lost; hence, the destructive read-out memory cannot safely be used in a real-time computer for storage of such information whose loss could abort the mission of, for example, an aircraft or a missile. Programs and constants are thus stored in some

* Received by the PGEC, January 19, 1960; revised manuscript received, June 28, 1960. This paper was originally presented at the Sixth Annual Denver Res. Inst. Symp. on Computers and Data Processing, Estes Park, Colo., July, 1959.

† Burroughs Corp., Research Center, Paoli, Pa.

form of nondestructive memory, the most predominant form of which is the rotating magnetic drum. However, a drum does not permit high-speed random access, and it introduces an undesirable mechanical component in an otherwise all-electronic system.

Other forms of nondestructive storage have also been suggested, but have found only limited use. The wired-core storage, which offers high-speed random access and high reliability, is not easily altered, and is therefore usable only in systems where the program is clearly defined and seldom changed.

The development of a nondestructive twistor memory makes possible for the first time a compact, economical, reliable storage system for miniaturized digital computers, with the facility of easily changing the stored information at any time, through electrical connections alone. Thus a computer can be built with all the speed of a completely random-access memory computer and completely flexible program format.

The following sections summarize the operating principle of the twistor, with comparison to conventional magnetic cores, as well as a discussion of the non-destructive read-out technique.

BASIC PRINCIPLES OF TWISTOR OPERATION

The principle of operation of the twistor is comparable to that of the conventional square-loop magnetic core. Consider the two-winding toroid of Fig. 1(a). For memory applications, winding 1 may be the bit winding for information and sense, while winding 2 may be used for the read-write word drive. The square-loop material is labeled M .

If winding 1 is pulled taut, as indicated in Fig. 1(b), no change will be noted in the magnetic characteristics. Now, if the central helical part of the metal in the magnetic path is long enough, the loop of M , which serves as the return path, will be supplanted by the return path formed by the relatively low reluctance of the air gap, as shown in Fig. 1(c). Thus the element will still behave like a memory core.

Many of these "cores" can be strung on a one-word drive winding merely by passing them through the same solenoid, or they can be strung on one straight sense line by connecting them in series. The field strength under the solenoid is such that only that portion of the twistor directly under the solenoid will switch when a drive is applied to the solenoid; distant portions will not.

A bit is written onto the twistor by the coincidence of two magnetic fields, one generated by a current through the center conductor, winding 1 (see Fig. 1), and one generated by a current through solenoid winding 2. The bit so written may be read out by a single reverse current through the solenoid. In the destructive read operation, a voltage is induced by the switching of the square-loop material which is sensed across the center conductor.




Fig. 1—Twistor-core equivalence.

TWISTOR MEMORY FABRICATION

The Bell Laboratory version of the twistor in its present state of evolution consists of a flattened wire of square-loop magnetic material wrapped around a central conductor. Burroughs is accustomed to working with molypermalloy tape wrapped around bobbins to form magnetic memory units, and therefore employs tape wrapping to form twistors. Sample memories have been constructed using this tape-wrapped wire (Fig. 2), and have exhibited excellent performance. Special machines have been developed to cut commercially available tape into strips only 0.008 inch wide (tape thickness is 0.000125 inch), and to wind the tape onto the wire.

Since twistor wire may be manufactured in very long lengths, fabrication of the memory array is considerably simplified. For n words of m bits each, m lengths of twistor wire are used. The m lengths of twistor wire, after being checked in a continuous tester, an adjunct of the fabrication equipment, are laid parallel between two polyester tapes which are then heat-sealed to form a ribbon. This ribbon is cut so that it is long enough for 64 words. Machine-wound solenoids are slipped over this tape and the tape simply folded back and forth to form a stack with eight words in each layer, eight layers high. This 64-word unit may be combined with as many other 64-word units as required to form n words. Fig. 3 shows an experimental twistor memory array fabricated in this manner.

A twistor array of five words of three bits each is shown in simplified representation in Fig. 4. Unlike core memories, in which cores must be individually held in place and wired, the individual bit location in twistor memories requires no special fabrication attention.




Fig. 2—Twistor element.




Fig. 3—Twistor memory fabrication.




Fig. 4—Five-word, three bit/word twistor array.

TYPICAL TWISTOR MEMORY CONFIGURATION (DESTRUCTIVE READ-OUT)

In a conventional destructive read-out word-select twistor memory, the drive solenoids might be arranged, for selection purposes, in a diode matrix. A four-by-four version of the matrix is shown in Fig. 5. The boxes labeled RD supply negative pulses on read, those labeled WD supply positive pulses on write, and those labeled CS (column switches) supply positive on read and negative on write. The diode matrix has been used successfully to drive the small twistor memory mentioned previously; though it has also been used to drive ferrite memory cores, the lower currents required by twistors allow more reliable diode operation,




Fig. 5—RAM selector technique.

NONDESTRUCTIVE READ-OUT MEMORY

Experimentation with various methods of twistor/solenoid construction led to a design which permits interrogation of the memory element without destroying the stored information. This feature, not practical with conventional ferrite core arrays, permits the use of a twistor memory in storage systems where loss of information cannot be tolerated.

In a magnetic memory, such as the ferrite core or twistor array, information is read out by pulsing the memory element with an interrogation signal. This signal attempts to switch the device to a common state; if the memory element is already in that state, no output occurs; if in the opposite state, it is switched, the switching action being sensed by an output winding.

Nondestructive interrogation of a twistor element is made possible by several peculiarities of the device. The most significant of these is the fact that the ability of a solenoid winding to switch a section of twistor wire is determined by 1) the size and magnetic characteristics of the twistor itself, 2) the amount of current applied to the solenoid, 3) the length of the solenoid winding, and 4) the magnetic state of the twistor wire on either side of the solenoid. These factors are shown graphically in Fig. 6. It can be seen that for a narrow solenoid, a large difference exists between the current required to switch a twistor when in the ZERO state and the cur-




Fig. 6—Twistor performance as a function of solenoid width.

rent required when in the ONE state. As solenoid width is increased, this differential gradually decreases.

The difference in required switching current as a function of the magnetic state can be better appreciated by comparing the twistor to a long bar magnet. Such a magnet is shown in Fig. 7; in this example, flux from left to right represents a ZERO, and flux from right to left represents a ONE. In Fig. 7(a), the flux of the bit to be written is opposed by the flux outside this bit, making write-in difficult. In Fig. 7(b), the outside flux aids the flux of the bit to be written, making write-in easy. Thus, with a write current of proper magnitude and a relatively short solenoid, a bit would not be written if the magnet were storing a ZERO, but would be written if the magnet were storing a ONE.

To make a nondestructive twistor element, a word solenoid is wound, as shown in Fig. 8, with two separate windings. Solenoid A is the information entry solenoid and writes by a coincidence of fields in the manner previously described. Its length, and the amount of write current, are such that it sets a section of twistor wire to either of its stable states, representing a stored ONE or a stored ZERO; this initial setting is independent of the previous state of the twistor section. Solenoid B is the interrogating solenoid, which tests the state of the wire under it. This solenoid is much smaller than solenoid A, and thus samples only a small portion of the total length set by solenoid A. The interrogation pulse applied to solenoid B causes an output voltage to occur across the twistor if the wire is in the ONE state. If the wire is in the ZERO state, no output voltage occurs. Following the positive-going interrogation pulse, a negative-going reset current of controlled value is then sent into solenoid B which resets the small portion of the twistor to the ONE state if a ONE was read out. If a




Fig. 7—Bar magnet—twistor analogy: (a) Magnet storing zero; (b) magnet storing one.




Fig. 8—Nondestructive solenoid windings.

ZERO was read out, the reset pulse has no effect, due to the opposing flux of the surrounding twistor wire. Thus the bulk of the twistor section never changes state after initial information entry. In fact, very recent experiments have demonstrated that with appropriate twistor design, the reset operation can be eliminated since the small portion of the twistor switched during interrogation will automatically reset itself to the state of the surrounding material.

Typical circuit parameters, drivers, and outputs for the nondestructive read-out system are as follows:

Solenoid A, information entry solenoid—40 turns, $\frac{1}{2}$ inch wide.

Solenoid B, interrogating solenoid—10 turns, $\frac{1}{3}$ inch wide.

Interrogating pulse—375 ma.

Reset pulse—95 ma.

Output voltage—20 mv.

Signal-to-noise ratio—4.1.

Switching time—read 0.3 μsec , reset 1 μsec .

The above values are typical of one particular twistor wire in an experimental configuration and do not necessarily represent optimum operation. Note also that the very short switching times listed above permit a memory with a cycle time of less than two microseconds.

A complete nondestructive read-out system combining the information insertion solenoid and the interrogating solenoid is shown in Fig. 9.

The information insertion drivers are used only to write in the initial program to be stored. They may even be disconnected and not used, unless it is desired to change the program, which may be done at high speed.

The interrogating drivers are the same type of low-power saturated transistors as those used in a destructive read-out twistor memory.

The advantages of this nondestructive program storage are summarized below:

- 1) The readout can be either conventional read-write or nondestructive, as desired by the programmer. Stored information is retained indefinitely.
- 2) Large transients do not affect the stored information since the information insertion solenoids do not operate during readout.
- 3) The stored information may be changed at high speed whenever desired.
- 4) The twistor itself should prove highly reliable even in extreme environments.
- 5) The drive circuits are relatively inexpensive and simple.
- 6) The mechanical fabrication is simple.

BIBLIOGRAPHY

- A. H. Bobeck, "A new storage element suitable for large-sized memory arrays—the twistor," *Bell Sys. Tech. J.*, vol. 36, pp. 1319–1340; November, 1957.
- A. H. Bobeck and R. S. Title, "The twistor—its use in a memory array," Special Tech. Conf. on Non-linear Magnetics and Magnetic Amplifier Proceedings, Los Angeles, Calif., August 6–8, 1958, pp. 234–242.
- A. H. Bobeck and R. F. Fischer, "Reversible diodeless, twistor shift register," *J. Appl. Phys.*, suppl. to vol. 30, pp. 435–445; April, 1959.
- C. D. Graham, Jr., "Domain wall observations in silicon-iron," Conf. on Magnetism and Magnetic Materials, Boston, Mass., October 16–18, 1956, pp. 410–422.




Fig. 9—Twistor nondestructive read-out memory system.

- [5] J. J. DeBuske, J. Janik, Jr., and B. H. Simons, "Card changeable nondestructive readout twistor store," *Proc. WJCC*, San Francisco, Calif., March 3–5, 1959, pp. 41–46.
- [6] D. H. Looney, "Recent advances in magnetic devices for computers," *J. Appl. Phys.*, suppl. to vol. 30, pp. 385–425; April, 1959.
- [7] J. Rajchman, "Magnetics for computers—a survey," *RCA Rev.*, vol. 20, pp. 92–135; March, 1959.
- [8] R. P. Schneider and G. H. Barnes, "High speed word-organized memory techniques," *Electronic Design*, vol. 7, pp. 40–43; June 24, 1959.
- [9] S. J. Schwartz and J. S. Sallo, "Electrodeposited twistor and bit wire components," *Digest of Technical Papers*, Solid-State Circuits Conf., Philadelphia, Pa., February, 1959. Also, *IRE TRANS. ON ELECTRONIC COMPUTERS*, vol. EC-8, pp. 465–469; December, 1959.

Current Build-Up in Avalanche Transistors with Resistance Loads*

DOUGLAS J. HAMILTON†, ASSOCIATE MEMBER, IRE

Summary—A transient analysis for the avalanche transistor is carried out through the use of a diffusion model described in terms of charge variables. Basically, the current as a function of time is calculated by taking the gradient of the minority carrier charge stored in the base region. Two methods of approximating the distribution of stored charge are described. Good agreement has been obtained between calculated and experimental results; it is found that the rise time for the resistance-load case is about four times that for a capacitance-load case which produces the same peak current. A practical pulse generator circuit is described in which the resistance load takes the form of a delay-line. The performance of this circuit is compared with that of a capacitance-load relaxation oscillator; while the rise time of the former is longer, the pulse shape is more easily controlled.

I. INTRODUCTION

A MEMBER of the family of high-speed solid-state devices, the avalanche transistor derives its high-speed performance from *avalanche multiplication*, in which charge carriers are multiplied by impact ionization.^{1,2} Avalanche transistors have been used to generate high-current fast-rising pulses in sampling oscilloscopes,³ to provide very short trigger pulses for tunnel diode flip-flops, and to perform as bistable elements with short switching times.⁴ It requires little imagination to recognize that these devices provide useful tools for circuit designers in such fields as digital computers, telemetry, and communications.

A previous transient analysis of avalanche transistor circuits has been concerned with the case in which the transistor is used with a capacitance load.⁵ Such a circuit produces high-current pulses of short duration, but the pulse shape is not easily controlled. The purpose of the present discussion is to analyze the transient build-up of current in circuits in which the transistor is used with a resistance load. This case includes both bistable circuits and pulse circuits. The discussion is aimed primarily at pulse circuits in which the resistance load

takes the form of a delay line, thus providing control of the pulse shape.

Analysis of the current build-up proceeds as follows:

- 1) Approximations are made to obtain a simplified circuit model.
- 2) The transistor itself is represented by a diffusion model, *i.e.*, a model in which current flow in the base region is due to the gradient of minority carriers stored there. Basic equations are written in terms of charge variables and the multiplication factor M . These equations relate the incremental charge and voltage at the terminals of the device to the incremental minority carrier charge stored in the base region.
- 3) Suitable approximations are made regarding the distribution of the stored charge as a function of the current in the terminals. These approximations yield equations which may be graphically integrated to obtain the current as a function of time. Good agreement has been obtained between calculated and measured values.

To demonstrate the degradation of rise-time that must be endured to obtain the increased control of pulse shape through use of the delay line, rise-times are compared for capacitance- and resistance-load cases, which would attain the same peak currents. A practical embodiment of the delay-line pulse generator is also described.

II. CIRCUIT AND DEVICE MODELS

The basic circuit of the delay-line pulse generator is shown in Fig. 1. It is assumed that at $t=0$ the line has been charged to a voltage V_0 by current through R_c . At the collector junction of the transistor, the initial voltage V_0 is of sufficient reverse bias to cause avalanche multiplication, and at $t=0$ the emitter junction becomes forward biased and injection into the base begins. A regenerative condition ensues, and the current builds up rapidly; the collector voltage rises to a value V_p . Regeneration now ceases, and both voltage and current remain stable until a reflected pulse returns from the open-circuit end of the line. At this time (if initial conditions were fortuitously chosen), both voltage and current go to zero, and no further reflections occur.

Several assumptions can be made at the outset to simplify the analysis. Usually the peak current flowing into the line is orders of magnitude larger than either of the currents through R_b and R_c ; it is thus reasonable to neglect both of these latter currents during the build-

* Received by the PGEC, May 2, 1960; revised manuscript received, August 18, 1960. This work was performed at Stanford Electronics Labs., Stanford University, under ONR contract Nonr 225 (24), NR 373 360.

† Applied Res. Lab., University of Arizona, Tucson, Ariz.

¹ K. G. McKay, "Avalanche breakdown in silicon," *Phys. Rev.*, vol. 94, pp. 877-884; May 15, 1954.

² S. L. Miller, "Avalanche breakdown in germanium," *Phys. Rev.*, vol. 99, pp. 1234-1241; August 15, 1955.

³ G. B. B. Chaplin, "A Method of Designing Transistor Avalanche Circuits with Application to a Sensitive Transistor Oscilloscope," presented at 1958 Solid State Circuits Conf., Philadelphia, Pa.; February 20, 1958.

⁴ J. E. Lindsay, "A decade ring counter using avalanche-operated junction transistors," *IRE TRANS. ON CIRCUIT THEORY*, vol. CT-4, pp. 262-267; September, 1957.

⁵ D. J. Hamilton, J. Gibbons, and W. Shockley, "Physical principles of avalanche transistor pulse circuits," *PROC. IRE*, vol. 47, pp. 1102-1109; June, 1959.




Fig. 1—Pulse circuit and waveforms.

up period. The build-up of current in the line is sufficiently rapid that the line appears to the transistor as a resistance of value Z_0 (the characteristic impedance of the line). The model of the circuit to be used in the analysis is shown in Fig. 2, where V_0 is the initial voltage to which the line is charged.

The model of Fig. 3, which is used for the avalanche transistor, is fundamentally the same as that which is generally used for the analysis of the ordinary diffusion transistor. To the diffusion model is added avalanche multiplication in the depletion region of the collector junction. The following assumptions and approximations are used in the analysis:

- 1) Space-charge neutrality applies in the base region between emitter and collector depletion layers. Current flow by majority carriers is permitted, but the current flow is governed by the diffusion of minority carriers in the base region.
- 2) Carrier recombination will be neglected.
- 3) The emitter junction voltage is negligible, and all of the voltage v appears across the collector depletion layer, whose capacitance is C_c .
- 4) Avalanche multiplication occurs instantaneously and only at the metallurgical collector junction. The multiplication factor is given by

$$M = \frac{1}{1 - (v/V_B)^n},$$

where V_B is the breakdown voltage, and n is a number (approximately 3) which depends upon the type of material and the type of impurity.

- 5) During the build-up of current, the nondepleted base width remains fixed at W .




Fig. 2—Simplified circuit model during current build-up.




Fig. 3—Diffusion model for the avalanche transistor showing charge variables.

- 6) The emitter efficiency γ is constant.
- 7) The transit time for carriers in the depletion region is negligible in comparison to their transit time in the base region.

Since current flow relies fundamentally upon diffusion by minority carriers, it is convenient to describe the behavior of the model in terms of charge variables, as shown in Fig. 3. The appropriate incremental charge variables are defined as follows:

- 1) dQ is the incremental charge flowing in the external circuit.
- 2) γdQ is the incremental charge of minority carriers entering the base region.
- 3) dQ_s is the incremental charge of minority carriers stored in the base region.
- 4) dQ_{mc} is the incremental charge of holes entering the base side of the depletion layer.
- 5) dQ_D is the incremental charge of minority carriers which would be required by a change in voltage dv to be deposited in the collector side of the depletion layer. Thus $C_c dv = dQ_D$.

III. BASIC EQUATIONS

With appropriate charge variables defined, one may write some simple basic equations for the model. A transport factor for the base region may be defined by

$$\beta = \frac{dQ_{mc}}{\gamma dQ}. \quad (1)$$

Charge continuity in the depletion layer is expressed by

$$MdQ_{mc} = dQ + dQ_D, \quad (2)$$

and charge continuity in the base region is expressed by

$$dQ_s = \gamma dQ - dQ_{mc}. \quad (3)$$

The combination of (2) and (3) yields

$$dQ_s = dQ(\gamma - 1/M) - C_c dv/M, \quad (4)$$

which is the fundamental relation for the device, describing the charge and voltage at the terminals in terms of the charge stored in the base region.

Referring now to the circuit model of Fig. 2, one may write the following in terms of load variables:

$$v = V_0 + iR. \quad (5)$$

Noting that $i = dQ/dt$, and substituting (5) in (4), one obtains

$$dQ_s = (\gamma - 1/M) - RC_0 di/M, \quad (6)$$

where it is to be understood that

$$M = \frac{1}{1 - \left(\frac{v}{V_B}\right)^n} = \frac{1}{1 - \left(\frac{V_0}{V_B} + \frac{iR}{V_B}\right)^n} \\ = \frac{1}{1 - \left(\frac{V_0}{V_B} + \frac{i}{I_B}\right)^n}$$

where $I_B = V_B/R$.

The load current is expressed by (6) as a function of time and the minority carrier charge stored in the base region. To obtain the current as a function of time it is only necessary to find a relationship between current and stored charge. Since current flow in the base is the result of minority carrier diffusion, and since minority carrier diffusion depends upon the gradient of stored minority carrier charge, the necessary relation is obtained by making suitable approximations of the distribution of stored charge and taking the gradient.

IV. APPROXIMATION OF THE STORED CHARGE DISTRIBUTION

For practical calculations it is convenient to consider two approximations of the stored charge distribution. The first and simplest is useful when the multiplication factor M is small (near unity) during the entire current build-up. The second is considerably more complicated and is intended for use only when M is large during part of the build-up period.

A. The Small M Approximation

If M is small, the distribution of stored charge will be approximately linear, as shown in Fig. 4. For a linear distribution of charge, the current i_{mc} entering the depletion layer is

$$i_{mc} = Q_s/\tau,$$

where

$$\tau = W^2/2D_e,$$

D_e = effective diffusion constant for minority carriers,
 W = nondepleted base width.




Fig. 4—Stored charge distributions. (a) Linear distribution approximation for small M . (b) For large M , distribution approximated by diffusion equation solution.

The external current is

$$i = Mi_{mc}.$$

Thus the desired relation between i and Q_s is

$$i = MQ_s/\tau. \quad (7)$$

This is, of course, valid only when M is near unity. For example, if $M=2$, (7) gives a value of i which is about 13 per cent too large.

Eq. (7) may now be differentiated and combined with (6) to obtain a differential equation involving i and t :

$$\tau \frac{di}{I_B} \left\{ \left[\frac{1 + RC_c/\tau}{M} \right] - n \left(\frac{i}{I_B} \right) \left(\frac{V_0}{V_B} + \frac{i}{I_B} \right)^{(n-1)} \right\} \\ = \frac{idt}{I_B} \left(\gamma - \frac{1}{M} \right),$$

where $I_B = V_B/R$.

If $RC_c \ll \tau$, RC_c/τ may be neglected in comparison to 1 in (7). To clarify the range of values of R over which this holds true, a typical transistor in which $\tau = 10 \times 10^{-8}$ seconds and $C_e = 5 \times 10^{-12}$ farad is considered. For this case, if R is 200 ohms, $RC_c/\tau = 0.1$. Thus for values of R less than 200 ohms, RC_c/τ may, in this case, be neglected.

Normalized variables I and T , and a function f are defined as follows:

$$I = i/I_B,$$

$$T = t/\tau,$$

$$f = MnI[(V_0/V_B) + I]^{(n-1)}.$$

The differential equation may now be written

$$\frac{dT}{dI} = \frac{(1-f)}{I(M\gamma - 1)}. \quad (8)$$

It is to be emphasized that M is a function of I , as previously noted.

Large M Approximation

A solution of the diffusion equation for the base region of the model of Fig. 3 shows that for a fixed value of multiplication, namely M_1 , the relation between the external current and the stored charge is

$$i = \left(\frac{M_1}{M_1 - 1} \right) \frac{Q_s}{2\tau} (\cosh^{-1} M_1)^2. \quad (9)$$

The approximation is now made that as M varies in the case under consideration, the stored charge in the base region reaches an equilibrium distribution, given by the diffusion equation solution, more rapidly than M changes. Thus, the relationship between i and Q_s is approximated by using $M(i) = M_1$ in (9). Differentiating (9) and substituting in (6), one obtains

$$\frac{dT}{dI} = \frac{2(\cosh^{-1} M) \left\{ (M - 1) \left[1 - \frac{2Mf}{(\cosh^{-1} M)(M^2 - 1)^{1/2}} + f \right] \right\}}{I(M\gamma - 1)}. \quad (10)$$

V. CALCULATION OF I AS A FUNCTION OF T

Before calculating I as a function of T , it is instructive to investigate the steady-state value which I will approach for a resistance load R . It can be shown, by a solution of the diffusion equation,⁶ that a regenerative build-up of current will occur as long as $M\beta\gamma > 1$. The steady state will thus be reached when $M\beta\gamma = 1$. If recombination is neglected, the steady-state value of β is unity, and the steady state will occur when $M\gamma = 1$, i.e., when

$$\frac{\gamma}{1 - \left(\frac{V_p}{V_B} \right)^n} = 1.$$

The voltage V_p at steady state is given by

$$V_p = V_B(1 - \gamma)^{(1/n)}. \quad (11)$$

If recombination effects are considered, the steady-state value of the transport factor is β_0 and the condition is $M\beta_0\gamma = 1$. But $\beta_0\gamma = \alpha_0$ where α_0 is the emitter-to-collector current gain of the transistor. When recombination is considered,

$$V_p = V_B(1 - \alpha_0)^{(1/n)}. \quad (12)$$

The current in the steady state will be

$$i_{ss} = (V_p - V_0)/R,$$

from which

$$I_{ss} = (V_p - V_0)/V_B. \quad (13)$$

The calculation of $I(T)$ is most easily accomplished by plotting dT/dI vs I from either (8) or (10), which-

ever is regarded to be reasonable for the particular case at hand. [The complexity of (10) indicates that its use is to be avoided if possible.] Graphical integration may then be carried out to obtain $T(I)$, and the resulting curve may be replotted to obtain $I(T)$. This has been done for the values shown in Table I, and the result is shown in Fig. 5.

It is worthwhile to estimate how much difference in rise-times exists for a resistance load and a capacitance load which will produce the same peak current. For the resistance load case plotted in Fig. 5 the peak current is $i_{ss} = 162$ ma. Using the equations of Hamilton, *et al.*,⁵ for the capacitance case, one finds the peak current given by

$$I_p = CV_B(V_0/V_B)^{(n+1)}/(n+1)\tau.$$

TABLE I
VALUES USED IN THE CALCULATION OF $I(T)$

Transistor 2N416
$R = 150$ ohms
$V_0 = -62$ volts
$V_p = -38$ volts
$I_B = -507$ ma.
$\tau = 5.7 \times 10^{-9}$ seconds
$\gamma = 0.962$
$n = 4.7$




Fig. 5—Calculated and measured current for the transistor of Table I.

For $I_p = 162$ ma, the capacitance required is 222×10^{-12} farad. The estimated maximum and minimum rise-times can be calculated,⁶ and are shown in Table II. The rise-time for the resistance case will be about four times that for the capacitance case.

⁶ D. J. Hamilton, "A Theory for the Transient Analysis of Avalanche Transistor Pulse Circuits," Solid State Electronics Lab., Stanford Electronics Labs., Stanford University, Stanford, Calif., Tech. Rept. No. 1701-1; June 15, 1959.

TABLE II
COMPARISON OF RISE-TIMES FOR CAPACITANCE AND RESISTANCE LOADS

Resistance load (150 ohms)	10 per cent to 90 per cent rise-time = 128×10^{-9} seconds
Capacitance load ($22 \mu\text{mf}$)	
Estimated maximum rise-time 10 per cent to 90 per cent	= 57×10^{-9} seconds
Estimated minimum rise-time 10 per cent to 90 per cent	= 22×10^{-9} seconds

VI. A PRACTICAL PULSE GENERATOR

The utility of the delay-line pulse generator circuit of Fig. 1 is limited by the fact that the maximum current is determined by Z_0 , a parameter which is not easily adjusted. Further, unless V_0 is chosen so that $V_0 = 2V_p$, reflections which are undesired will occur after the current pulse. The first limitation can be remedied to some extent by paralleling several delay lines of the same length, to decrease the effective Z_0 . The second limitation is overcome by inserting resistance in series with the line.

A practical embodiment of an astable delay-line pulse generator is shown in Fig. 6. Here two ends of a single line are connected together to provide the equivalent of two lines, each half the length of the single line, in parallel. Resistance R_1 is inserted to obtain an output voltage proportional to the current, and R_2 is inserted to make the initial voltage transient across the line equal to $V_0/2$. When the reflected transient returns, the net voltage across the line is zero. Both junctions of the transistor are forward biased because of stored charge in the base region, and the collector-to-emitter voltage is approximately zero. Thus, the current through R_2 is approximately zero at that time, and the boundary conditions required by the line for no reflections are met. The value of R_2 is determined from

$$R_1 + R_2 = Z_0' \left(1 - \frac{2V_p}{V_0} \right),$$

where Z_0' is the effective Z_0 . R_b and R_c and the supply voltages are chosen to provide the desired repetition rate. The circuit can, of course, be easily arranged for monostable operation.

VII. CONCLUSION

While the analysis presented here has been cast in terms of a delay-line pulse generator circuit, it is to be emphasized that the same method of attack can be




Fig. 6—Practical astable delay-line pulse generator.

applied, in general, to any avalanche transistor which uses a resistance load. Results of the analysis have been found to be in good agreement with measured data.

The curve of Fig. 5 shows that for the particular case considered, very nearly the same results were obtained from both the large M and small M approximations. This is in order, since M was never greater than 2.8 for that particular case. In general, one observes from the functional behavior of M that for a resistance load, M will be small over the bulk of the current range from zero to maximum, and one therefore prefers to use the small M approximation in order to avoid the cumbersome computations required by the large M approximation.

The use of a delay line as a load provides greater control over the pulse duration, amplitude, and shape, and greater freedom from dependence upon transistor parameters, than does use of a capacitor. The price paid for these advantages is an increase in the rise-time. If the pulse generator is to be used only as a trigger, rise-time is more important than pulse shape, and a capacitance load should be used. If, on the other hand, the application is one that demands control of pulse shape, such as a core driver, then a delay line should be used.

High-Speed Transistorized Adder for a Digital Computer*

FORREST SALTER†

Summary—An adder is described that has been developed for the Floating Indexed Point Arithmetic Unit, FLIP, to be used in conjunction with GEORGE, the existing computer built at Argonne National Laboratory. The logic of the high-speed adder and the special circuits required are presented. The adder is parallel and its high speed is made possible by reducing the carry propagation time. Each bit of the adder contributes one transistor to make up a tall NAND gate which reduces the carry propagation time to 0.2 μ sec. Using this high-speed carry propagation and rather common RCTL transistor circuitry, it is possible to complete an addition in less than 25 μ sec.

INTRODUCTION

THE ADDER discussed here is a full parallel 68-bit binary adder having three inputs, A , B , and C_{in} , and two outputs, SUM and C_{out} . The adder is a part of FLIP, Floating Indexed Point Arithmetic Unit, which is an all-transistor machine having no core memory or input-output equipment of its own. FLIP will be controlled through GEORGE, a 40-bit vacuum tube computer, and share its 4096 word-core memory.

In some cases a carry must be propagated from the least to the most significant bit. Since the carry propagation normally requires the largest portion of the total add time, the logic is arranged in such a way that carry propagation time is reduced.

PRINCIPLE OF OPERATION

The principle of operation of this adder can be best understood by reviewing the requirements of a full adder as seen in the truth table, Table I.

The truth conditions are as follows:

- 1 is the condition of zero volts, appreciable current.
- 0 is the condition of negative volts, no current.

TABLE I
TRUTH TABLE FOR FULL ADDER

Line	A	B	C_{in}	C_{out}	SUM
1	0	0	0	0	0
2	0	0	1	0	1
3	1	1	0	1	0
4	1	1	1	1	1
5	0	1	0	0	1
6	0	1	1	1	0
7	1	0	0	0	1
8	1	0	1	1	0

If the A and B inputs are the same (A and B equal "0" or A and B equal "1" as seen in lines 1, 2, 3, and 4), then C_{out} is not dependent on C_{in} . In these four cases there is no need to wait for a carry input from previous stages, since the A and B inputs determine what C_{out} should be. If A and B are 0, then C_{out} should be 0. If A and B are 1, then C_{out} should be 1.

In lines 5, 6, 7, and 8 where A and B are different, we see that C_{out} will be the same as C_{in} . In these cases a true C_{out} cannot be generated in a stage until C_{in} has propagated to that stage. Since the C_{out} will be the same as C_{in} , no inversion is required and the same signal could be passed from C_{in} to C_{out} .

The carry portion of the truth table could be satisfied by a carry switch and switch control box; a block diagram of these two elements is shown in Fig. 1.




Fig. 1—Block diagram of the basic carry switch.

If A and B are the same, the switch control box should open switch S_i and generate a carry or a non-carry at C_g . If A and B are both 0, then C_g should be pulled to zero. If A and B are both 1, then C_g should be pulled to 1.

If A and B are different, the switch control box should close S_i and not control C_g . This would allow C_{out} to be the same as C_{in} .

In a 68-bit adder there would be 68 carry switches connected in series, each with its own controls. Since all bits of the adder receive their A and B input at the same time, the carry switches will be controlled at the same time. After the switches are set, a signal will travel down the carry line made up of switches S_i until it reaches a stage where switch S_i is open. Here that signal is terminated since a carry or a noncarry has already been generated at this stage.

THE ELECTRONIC CIRCUITRY

So far, we have treated S_i as a perfect switch, zero resistance when closed and infinite resistance when open. Unfortunately such a switch (that can also be controlled

* Received by the PGEC, March 6, 1959; revised manuscript received, August 11, 1960. This work was performed under the auspices of the U. S. Atomic Energy Commission.

† Argonne National Laboratory, Argonne, Ill.

at high speeds) does not exist. In practice a microalloy transistor type 2N393 is used.

Fig. 2 shows some of the transistor switches S_i and their controls connected in series to form the carry line.

The base of each transistor switch is controlled by other transistor circuitry shown here only as a box that will be described later. The transistors in the carry line are operated in the saturated mode, which is slower than nonsaturated operation, but allows V_{CE} to be a minimum. The high speed of the carry line is made possible by controlling all the bases at the same time.

The only current the carry transistors are required to carry is the sum of the base currents of the transistors above it. With 68 transistors in a line, the bottom transistor would be required to carry 68×0.6 ma or 40.8 ma.

Although the 2N393 is capable of handling 40.8 ma, this current would cause rather high collector-to-emitter drops, particularly in the lower transistors. For this reason the carry line is broken into ten sections of seven transistors each. Between each section a pair of emitter followers is placed, which prevents the base currents of one section from passing into the section below it. The emitter followers also shift the signal level positive to help compensate for the negative shift found in the transistor switches below it. Two disadvantages of the emitter follower are a 4- μ sec loss in time and a 5 per cent loss of signal swing. A carry propagated through the entire 68-bit adder might be attenuated from -3.5 volts to -2.5 volts, but with the positive shift of the emitter followers the signal still swings between -2.5 and 0 volts.

A complete schematic diagram of one bit of the 68-bit adder is shown in Fig. 3. When A and B are alike, circuit Section P or Section N will control the "Carry out" line of that stage. In Section P , resistor R_1 drives the "Carry out" to 1 through D_3 if A and B are both 1. This satisfies lines 3 and 4 of the truth table. In Section N , emitter follower No. 12 pulls the "Carry out" line negative when both A and B are negative to generate a non-carry of 0, which satisfies lines 1 and 2 of the truth table. In both cases just mentioned, where A and B are alike, transistor No. 14 is not conducting. The base of transistor No. 14 is controlled by an exclusive-or circuit, made up of transistors No. 1 and No. 2, and an inverter, transistor No. 9. If A and B inputs are different (lines 5, 6, 7, and 8 of the truth table), then transistor No. 14 will be conducting and "Carry out" will be the same as "Carry in."

Transistor No. 9 is a special inverter, which provides fast turn-off for T_9 and allows transistor No. 14 to be turned on fast, yet with limited base current.

Transistor No. 10 is used as an emitter follower to prevent loading on the carry line. Transistor No. 6 is an inverter which both inverts and restores a degenerated "Carry in" signal. Transistors No. 4 and No. 5 form another exclusive-or circuit, whose output is the sum.




Fig. 2—A portion of a carry line and its controls. All transistors, 2N393.




Fig. 3—Schematic diagram of a single full adder stage.

The carry propagation time of the 68-bit adder with the carry propagating through each carry transistor, T_{14} , is about 0.2 μ sec. With the addition of some hardware it is possible to bypass groups of carry transistors, providing each bit in that group is to propagate a carry. Selecting a group size of 14 bits, which gives a total of five such groups, the maximum number of carry transistors a carry would propagate would be 29, as compared to 67 without bypassing. This reduction in carry transistors decreases the carry propagation time. This system may be incorporated later, but the results shown in this report do not include the bypass network.

A block diagram of the system used is shown in Fig. 4. Blocks 1 and 2 are the two registers that are always tied to the adder. Block 3 is the complete adder shown in Fig. 3 minus transistor T_{14} and diode D_6 . Block number 4 is a 68-leg negative going diode AND gate. The output of this gate controls the carry line if A and B inputs at each bit are different. Block 5 is made up of 68 carry transistors and is controlled by block 3.

The inverters used to form the logic of the adder are standard building blocks used throughout FLIP. These




Fig. 4—Block diagram of the complete adder.

verter building blocks have a 20 per cent voltage tolerance and a 6 per cent resistance tolerance.

DESIGN OF A STANDARD BUILDING BLOCK

The transistor used in the standard building block is the 2N393 germanium microalloy transistor whose specifications are:

- Collector voltage, V_{CB} or V_{CE} : -6 volts (max)
- Collector current I_C : -50 ma (max)
- Total device dissipation at 45°C: 25 mw (max)
- Collector cutoff current, $I_{CBO}(V_{CB} = -5 \text{ volts})$, typically: 1.5 μa
- DC current amplification factor, h_{FE} (after inspection): 45 (min)
- Inspection limit: ON condition, $V_{CE}(I_C = 18 \text{ ma}, I_B = 0.4 \text{ ma})$: -0.15 volt (max).

The circuitry decided upon was RCTL and is shown in Fig. 5. Three equations were derived to solve for values of R_1 , R_2 , and R_3 which would give maximum tolerance consistent with driving ability.

Since I_{CBO} of T_1 was a maximum of 5 μa at 25°C per transistor, this current was neglected in the next equation, since the computer will be air-conditioned at less than 25°C:

$$I_{B2}^{\text{on}} = \frac{V_{B2}^{\text{on}} - E_1}{R_1 + R_2} + \frac{V_{B2}^{\text{on}} - E_3}{R_3}$$

The worst condition is when E_1 is low, E_3 high, R_3 low, R_1 and R_2 high. Let a equal the fractional voltage tolerance and b equal the fractional resistance tolerance, then:

$$I_{B2}^{\text{on}} = \frac{V_{B2}^{\text{on}} - E_1(1-a)}{(R_1 + R_2)(1+b)} + \frac{V_{B2}^{\text{on}} - E_3(1+a)}{R_3(1-b)} \quad (1)$$




Fig. 5—Schematic diagram of one stage of standard RCTL circuitry. (Arrows indicate conventional current flow.)

Note: $I_{EBO}(V_{EB} = -5 \text{ volts})$ 10 μa max at 25°C. This current is neglected.

$$V_{B2}^{\text{off}} = \frac{E_3(1-a)R_2(1-b) + V_{CE1}^{\text{on}}R_3(1+b)}{R_3(1+b) + R_2(1-b)} \quad (2)$$

$$I_{C1}^{\text{on}} = \frac{V_{CE1}^{\text{on}} - E_1(1+a)}{R_1(1-b)} + \frac{V_{CE1}^{\text{on}} - E_3(1+a)}{(R_3 + R_2)(1+b)} \quad (3)$$

The maximum collector voltage of the 2N393 is 6 volts. For this reason E_1 was selected as -5 volts and E_3 was selected as +5 volts. From the transistor characteristics the following operating points were selected:

$$\begin{aligned} V_{B2}^{\text{on}} &= -0.35 \text{ volt} \\ V_{CE1}^{\text{on}} &= -0.13 \text{ volt (max)} \\ V_{B2}^{\text{off}} &= +0.3 \text{ volt (min)}. \end{aligned}$$

Eqs. (1)–(3) were then programmed into the GEORGE computer to find solutions for R_1 , R_2 and R_3 as I_{B2}^{on} , I_{C1}^{on} and tolerances a and b were changed.

The solution chosen as the best compromise was as follows:

- $I_{B2} = 0.4 \text{ ma}$ (minimum base drive)
- $I_C = 3 \text{ ma}$ (maximum current to control one input network)
- $a = 13 \text{ per cent}$ (maximum voltage tolerance)
- $b = 13 \text{ per cent}$ (maximum resistance tolerance)
- $R_1 = 1.956 \text{ K}$ (1.96 K, 1 per cent resistors used)
- $R_2 = 1.968 \text{ K}$ (1.96 K, 1 per cent resistors used)
- $R_3 = 14.27 \text{ K}$ (14.3 K, 1 per cent resistors used).

These calculations were confirmed by actual electrical tests. Although a and b are each 13 per cent, this tolerance could be traded around as long as the total does not exceed 26 per cent. An example might be: resistance tolerance 6 per cent, voltage tolerance 20 per cent. This building block is capable of a fan out of 6, or one collector can drive 6 input networks.

There are two circuits in the adder shown in Fig. 3 that are not standard. One of these is transistor No. 14, the carry switch. This transistor has a special input, to allow its base to remain always more negative than its emitter during conduction. When "Carry in" is driven negative and the base of No. 14 is negative, this tran-

sistor acts as an emitter follower, since it is somewhat bilateral. This allows "Carry out" to be driven negative, providing higher speeds. Transistors 8, 10, 11 and 12 are used as emitter followers to give high speed and current gain.

EXPERIMENTAL RESULTS

The following tests were made on the adder to determine its speed and reliability. The complete 68-bit adder was operated with two double-bank shifting registers, *A* and *B*. A program of pulses was generated to cause a three-phase add followed by an error check. If an error is detected a toggle is flipped and the machine is turned off.

The three-phase add consists of the following features.

1) A random number is placed into the lower bank of *B* register by hand; this number remains here throughout the test. The lower bank of *A* register is cleared to all zeros. The numbers in *A* lower and *B* lower are shifted straight up to *A* upper and *B* upper. Since the adder is tied directly to *A* and *B* upper, the first add starts at this time. The shift gates are now turned off and *A* lower is cleared to zero. After enough time has elapsed for carry propagation, the sum of the adder is shifted into *A* lower. This completes the first phase of the three-phase add.

2) *A* and *B* upper are both cleared and the number in *B* lower is complimented and shifted up left one. This is done simply by gating the other side of *B* lower one place to the left. At the same time *A* lower, which is the result of the first add, is shifted straight up to *A* upper. The gates are turned off and *A* lower is cleared. The sum of this addition is then shifted into *A* lower, which completes the second phase.

3) *A* and *B* upper are cleared, and *A* and *B* lower are shifted straight up. *A* lower is cleared and the sum is shifted into *A* lower. Regardless of the number originally placed in *B* lower, if no mistakes have been made, *A* lower should contain all 1's. This completes the three-phase add. A fourth period of time was used to test for all 1's, if a mistake had been made in the three-phase add, a toggle is flipped and the control pulses are turned off. A block diagram of the system used to make this test is shown in Fig. 6.

The add time of phase 2 in which the carry propagates 67 bits is shown in Fig. 7. The top waveform in *A* upper is the bit where the carry is generated, and the bottom waveform is the sum, 67 bits away. The time for this add is 0.23 μ sec. The transfer time from *A* lower to *A* upper is 0.08 μ sec, but is not included in this add time.

The 68-bit parallel adder described here is a reasonable match in speed to the shifting registers and control logic of FLIP. A carry completion system as reported by Gilchrist¹ might reduce the average add time; however,

¹ B. Gilchrist, J. H. Pomerene, and S. Y. Wong, "Fast carry logic for digital computers," IRE TRANS. ON ELECTRONIC COMPUTERS, vol. EC-4, pp. 133-136; December, 1955.




Fig. 6—Block diagram of adder test circuitry (68-bit adder and input registry).




Fig. 7—Waveform of a complete add. (Vertical scale: 2 volts per division. Horizontal scale: 0.1 μ sec per division.)

the added hardware necessary would not reduce the maximum addition time, and it is questionable if it would be justified in the FLIP system. Gilchrist reported an average of 0.36 μ sec for a 40-bit addition, which is longer than the maximum time of 0.23 μ sec for a 68-bit addition reported here.

A more recent transistorized current-routing adder has been reported by Jarvis.^{2,3} His adder uses a diode AND gate in the carry line compared to the transistor used in the FLIP adder.

Jarvis reported 0.2 μ sec for a 50-bit addition. The FLIP adder would require 0.17 μ sec for this same 50-bit addition.

ACKNOWLEDGMENT

The author wishes to express his appreciation to Curtis Rockwood for the encouragement and the work he did on the standard building block and the test procedure for the complete adder system.

² D. B. Jarvis, L. P. Morgan, and J. A. Weaver, "Fast logic using current-routing and switching techniques," *Digest of Technical Papers*, 1960 Internatl. Solid-State Circuits Conf., Philadelphia, Pa. pp. 40-41; February 10-12, 1960.

³ D. B. Jarvis, L. P. Morgan, and J. A. Weaver, "Transistor current switching and routing techniques," IRE TRANS. ON ELECTRONIC COMPUTERS, vol. EC-9, pp. 302-308; September, 1960.

Fast High-Accuracy Binary Parallel Addition*

HERBERT C. HENDRICKSON†, MEMBER, IRE

Summary—Future designs of parallel digital computers will be concerned with increased accuracy in arithmetic operations. When the number of bits per operand is increased, one basic speed limitation to these operations is the time required to propagate carries in addition or borrows in subtraction. A quantitative method of evaluating the drastic reduction in time achieved by asynchronous addition techniques is described.

THE basic problem of parallel arithmetic unit design is achievement of high speed and high accuracy at low cost. This paper deals with the design of units which achieve higher accuracy by carrying more bits per operand. The model chosen to demonstrate the quantitative evaluation of time savings which can be made utilizing asynchronous addition or subtraction is the familiar parallel adder shown in Fig. 1. Assume that




Fig. 1—Model parallel adder.

The parallel adder has n stages. Assume also that the delay in forming C_m or \bar{C}_m out of typical stage m is d microseconds after the inputs are applied. Obviously, "worst case" design must allow for a sequential delay in all n stages.

Time for longest possible carry = nd .

Gilchrist, Pomerene, and Wong¹ suggested a method of taking advantage of the cases where carries are settled in less than time nd . They also scratched the surface of quantitatively determining the amount of time

saved. By using a computer, they sampled carry-settling times in additions of pairs of random numbers when $n = 40$. Basically, the time-saving is accomplished as follows:

Let us define A_m as the true output of stage m of the A register, \bar{A}_m as the complement output of that stage, B_m as the true output of corresponding stage m of the B register, and C_m as the "one" carry out of adder stage m .

Both a "one carry" and a "zero carry" line are provided out of each adder stage m . The logic of the "one carry" line is:

$$C_m = [A_mB_m + (A_m + B_m)C_{m-1}](\text{Operate}).$$

The logic for the "zero carry" line is

$$\bar{C}_m = [\bar{A}_m\bar{B}_m + (\bar{A}_m + \bar{B}_m)\bar{C}_{m-1}](\text{Operate}).$$

From the above equations, it is apparent that the "one carry" line out of any stage m can be set true as soon as the operate signal is true, if both A_m and B_m are true. Also, the "zero carry" line out of any stage m can be set true when operate goes true if both A_m and B_m are false. In all stages where A_m and B_m are opposite, both the C_m line and the \bar{C}_m line will remain false until either the C_{m-1} line or the \bar{C}_{m-1} line becomes true. Thus, carry propagation can start simultaneously out of all adder stages which have $A_m = B_m$, and the time required to set the "one carry" or the "zero carry" line true out of all stages is reduced to Ld , where L is the largest number of stages in succession which have A_m unequal to B_m . Two problems must be resolved to take advantage of the simultaneous, asynchronous carry propagation feature:

- 1) How can the fact that all sums have been completed correctly be tested?
- 2) How long should the interval between synchronous clock pulses be to take maximum advantage of shortened add times, and how much will average add time be shortened?

The solution to the first problem is simple when the following logic is implemented:

$$S_m = (A_mB_m + \bar{A}_m\bar{B}_m)C_{m-1} + (\bar{A}_mB_m + A_m\bar{B}_m)\bar{C}_{m-1}$$

$$\bar{S}_m = (\bar{A}_mB_m + A_m\bar{B}_m)C_{m-1} + (A_mB_m + \bar{A}_m\bar{B}_m)\bar{C}_{m-1}.$$

$$\text{Sum completed} = (S_0 + \bar{S}_0)(S_1 + \bar{S}_1)(S_2 + \bar{S}_2)(S_3 + \bar{S}_3) \cdots (S_n + \bar{S}_n)$$

Since any given set of outputs C_m , \bar{C}_m , S_m , and \bar{S}_m are all false until the operate signal goes true, each term in the sum completed equation starts out false. As appropriate "one carry" and "zero carry" lines become true as inputs to the logic networks, the appropriate S_m or

* Received by the PGEC, March 28, 1960; revised manuscript received, July 5, 1960.

† Aeronutronic Division of Ford Motor Co., Newport Beach, Calif.

¹ B. Gilchrist, J. H. Pomerene, and S. Y. Wong, "Fast carry logic digital computers," IRE TRANS. ON ELECTRONIC COMPUTERS, EC-4, pp. 133-136; December, 1955.

\overline{S}_m output will go true and will not change again as long as the adder inputs are held. Thus, if a clock pulse occurs before the sum is completed, the result can be ignored for another clock interval and the sum completed signal again tested. When the correct sum is finally achieved, it can be strobed into the answer register by the next clock pulse, the operate signal can be set false, and the inputs to the adder can be changed.

The second problem of how much time can be saved is more difficult. I am very much indebted to L. W. Beck² and C. H. Schardin,² without whom this work could not have been accomplished. Basic to the description of the concept of an average longest carry is a definition of longest carry. Table I shows the longest carries which result from the addition of all possible three-bit numbers when both "one carries" and "zero carries" are propagated as described above.

TABLE I
LONGEST CARRIES RESULTING FROM ADDITION OF ALL
POSSIBLE COMBINATIONS OF 3-BIT NUMBERS

Augends									Row Total Longest Carries
	000	001	010	011	100	101	110	111	
000	0	1	1	2	1	1	2	3	11
001	1	0	2	1	1	1	3	2	11
010	1	2	0	1	2	3	1	1	11
011	2	1	1	0	3	2	1	1	11
100	1	1	2	3	0	1	1	2	11
101	1	1	3	2	1	0	2	1	11
110	2	3	1	1	1	2	0	1	11
111	3	2	1	1	2	1	1	0	11
Column Total Longest Carries	11	11	11	11	11	11	11	11	88

It can be seen from the table that the longest carry, the largest number of stages in a row having A_m different from B_m , is recorded at the intersection of the augend row and the appropriate addend column. The total number of cases possible when $m=3$ is $2^m=2^6=64$. From the table, the total of all longest carries is 88. The average longest carry will be defined as the total of all longest carries divided by the total possible number of cases. Thus, in the case of $m=3$,

$$\text{average longest carry}_{(m=3)} = \frac{88}{64} = 1.375.$$

The distribution of the longest carries can be determined from Table I for the $n=3$ case:

- per cent of additions having zero-length longest carry = 12.5,
- per cent of additions having one-stage longest carry = 50.0,
- per cent of additions having two-stage longest carry = 25.0,
- per cent of additions having three-stage longest carry = 12.5.

² Members of the Technical Staff, Hughes Aircraft Co., Fullerton, Calif.

A further investigation of tables of all possible additions of n -bit numbers yields the result that each column contains the same number of total longest carries in the same distribution. Also, tables derived in a similar manner by counting sequences when A_m and B_m are alike, as in subtraction borrow propagation, yield results identical to those for addition. Finally, it was discovered that distribution of longest carries for the $n=r$ case can be used to find the distribution of carries for the $n=r+1$ case.

Considering the column where the addend is made up of r zeros (where $n=r$), the distribution of longest carries in the corresponding column of the table for the $n=r+1$ case can be determined by the following rule:

- 1) The distribution of longest carries in the first half of the zero augend column of the $n=r+1$ case is the same as the distribution of longest carries in the entire $n=r$ case.
- 2) The distribution of longest carries in the third quarter of the $n=r+1$ case column is the same as the distribution of longest carries in the first half of the $n=r$ case, except that the zero-length carry becomes one-stage carry.
- 3) The distribution of longest carries in the seventh-eighth of the $n=r+1$ case is the same as the distribution of longest carries in the third quarter of the $n=r$ case, except that all carries less than 2 become equal to 2.
- 4) The distribution of longest carries in the fifteenth-sixteenth of the $n=r+1$ case is the same as the distribution of longest carries in the seventh-eighth of the $n=r$ case, except that all carries less than 3 become equal to 3.
- 5) This method can be extended to the thirty-first, thirty-second, the sixty-third, sixty-fourth, the one

TABLE II
RESULTS OF PRELIMINARY AVERAGE LONGEST CARRY
DETERMINATION FOR THE ADDITION OR SUBTRACTION
OF RANDOM n -BIT NUMBERS

Number of Bits - n	Total of Longest Carries in Table Zero Addend Column	Total Cases in Column	Average Longest Carry
1	1	2	0.500 0000
2	4	4	1.000 0000
3	11	8	1.375 0000
4	27	16	1.687 5000
5	62	32	1.937 5000
6	138	64	2.156 2500
7	300	128	2.343 7500
8	643	256	2.511 7188
9	1363	512	2.662 1094
10	2866	1024	2.798 8281
11	5988	2048	2.923 8281
12	12,448	4096	3.039 0625
13	25,770	8192	3.145 7520
14	53,168	16,384	3.245 1172
15	109,381	32,768	3.338 0432
16	224,481	65,536	3.425 3082
17	459,742	131,072	3.507 5531
18	939,872	262,144	3.585 3272
19	1,918,418	524,288	3.659 0919
20	3,910,398	1,048,576	3.729 2461
21	7,961,064	2,097,152	3.796 1311
22	16,190,194	4,194,304	3.860 0430
23	32,893,738	8,388,608	3.921 2931

hundred-twenty seventh one hundred twenty eighth, until the fraction of the column remaining uncounted is

$$\frac{1}{2^{(r+1)/2}} \text{ for odd values of } r \text{ or } \frac{1}{2^{r/2}}$$

even values of r . The distribution of carries in this uncounted fraction simplifies as follows:

- number of $r+1$ stage carries = 1,
- number of r stage carries = 1,
- number of $r-1$ stage carries = 2,
- number of $r-2$ stage carries = 4,
- number of $r-3$ stage carries = 8,
- number of $r-x$ stage carries = $2x$,

until the total remaining number of cases have been counted. The average longest carry calculated from these distributions for values of n ranging from $n=1$ to $n=23$ is given in Table II. An example of the application of these rules to get the distributions for the $n=15$ case from the distributions for the $n=14$ case is shown in Table III.

One additional source of delay must be considered. The value given in Table II does not include the delay necessary to form the carries out of the stages which have A_m equal to B_m . Even though the carry out of such a stage is independent of the carry in, another delay must be allowed for the formation of the "one carry" or "zero carry" input to the longest carry chain. Assume that the magnitude of this setup delay is also equal to d . As a gross approximation, one should then add another

TABLE III

EXAMPLE OF THE USE OF DISTRIBUTIONS OF LONGEST CARRIES IN THE $n=14$ CASE TO OBTAIN DISTRIBUTIONS FOR THE $n=15$ CASE

A. Distribution of Longest Carries when $n=14$										
Longest Carry Length	1 1st — 2	1 3rd — 4	1 7th — 8	15 — 16	31 — 32	63 — 64	127 — 128	128 — 128	Number of Cases	Total Carries
0	1								1	0
1	609	377							986	986
2	2526	1328	927						4781	9,562
3	2400	1167	563	773					4903	14,709
4	1394	653	303	139	464				2953	11,812
5	687	315	143	64	28	248			1485	7,425
6	319	144	64	28	12	5	127		699	4,194
7	144	64	28	12	5	2	1	64	320	2,240
8	64	28	12	5	2	1		32	144	1,152
9	28	12	5	2	1			16	64	576
10	12	5	2	1				8	28	280
11	5	2	1					4	12	132
12	2	1						2	5	60
13	1							1	2	26
14								1	1	14
									16,384	53,168

For $n=14$, average longest carry = $\frac{53,168}{16,384} = 3.2451171875$.

B. Distribution of Longest Carries when $n=15$										
Longest Carry Length	1 1st — 2	3 — 4	7 — 8	15 — 16	31 — 32	63 — 64	127 — 128	128 — 128	Number of Cases	Total Carries
0	1								1	0
1	986	610							1596	1,596
2	4781	2526	1705						9012	18,024
3	4903	2400	1167	1490					9960	29,880
4	2953	1394	653	303	912				6215	24,860
5	1485	687	315	143	64	492			3186	15,930
6	699	319	144	64	28	12	253		1519	9,114
7	320	144	64	28	12	5	2	128	703	4,921
8	144	64	28	12	5	2	1	64	320	2,560
9	64	28	12	5	2	1		32	144	1,296
10	28	12	5	2	1			16	64	640
11	12	5	2	1				8	28	308
12	5	2	1					4	12	144
13	2	1						2	5	65
14	1							1	2	28
15								1	1	15
									32,768	109,381

For $n=15$, average longest carry = $\frac{109,381}{32,768} = 3.33804321$.

delay to all the values shown in Table II. However, if the longest carry happens to include the least significant bit stage, the carry in will be "wired in" or available without any delay. Thus, the longest carries which do not include the least significant bit must be increased by one, and the longest carries which already include the least significant bit must be left unchanged. A quirk of the binary system makes it possible to compensate the average longest carry for this in a simple manner. By adding one to the preliminary average longest carry shown for a value of $n=r$ in Table II, one gets the exact compensated average longest carry for $n=r+1$. Thus, a table of compensated-average longest carries can be prepared as shown in Table IV. Fig. 2 shows a graph of these results plotted on semilogarithmic paper. Notice that points corresponding to values of n greater than 10 lie on a straight line which can be approximated

TABLE IV

n = Number of Augend Bits	Obtained by Counting and Correcting for Initial Carry In Delay	Obtained from Formula Average Long Carry = $\log_2 (5n/4)$
2	1.50	1.32
3	2.00	1.91
4	2.38	2.32
5	2.69	2.65
6	2.94	2.91
7	3.16	3.13
8	3.34	3.32
9	3.51	3.49
10	3.66	3.65
11	3.80	3.78
12	3.92	3.91
13	4.04	4.03
14	4.15	4.14
15	4.25	4.24
16	4.34	4.32
17	4.42	4.41
18	4.51	4.49
19	4.58	4.57
20	4.66	4.64
21	4.73	4.71
22	4.80	4.78
23	4.86	4.84
24	4.92	4.92




Fig. 2—Compensated average longest carry vs number of bits in augend.




Fig. 3—Distribution of compensated longest carries for $n=13$.




Fig. 4—Approximate distribution of compensated longest carries $n=13$, formed by adding one to all longest carries of $n=12$ cases.

by the following formula:

Compensated average longest carry = $\log_2 \left(\frac{5n}{4} \right)$.

Table IV shows a comparison of the values obtained by counting and the values obtained by the formula. Burk, Goldstine, and von Neumann³ made an initial investigation

³ A. W. Burks, H. H. Goldstine, and J. von Neumann, "Preliminary Discussion of the Logical Design of an Electronic Computing Instrument," Institute for Advanced Study, Princeton, N. J., vol. 1, p. 10; September, 1957.




Fig. 5—Approximate distribution of compensated longest carries for $n=24$, formed by adding one to all longest carries of $n=23$ case.

tion of this problem and estimated the upper bound to be $\log_2 n$, a close though low estimate.

It is interesting to compare the results obtained by Gilchrist, Pomerene, and Wong¹ with those obtained from the formula. By sampling methods, they obtained an average longest carry of 5.6 for $n=40$. By the formula

$$\text{compensated average longest carry}_{(n=40)} = \log_2 \frac{5(40)}{4} = 5.64.$$

Finally, the distributions of longest carries about the average longest must be tested to determine the most effective clock interval to sample the sums. Figs. 3–5 show the distribution curves for the $n=3$, $n=13$, and $n=24$ cases. Notice that for higher values of n , the distribution of longest carries around the average longest becomes quite peaked, indicating that a clock interval equal to slightly more than the product of the average longest carry times d + approximately 3 times d . Extending this technique to high accuracy computers, it should be possible to cut the average add time for a one-hundred bit parallel computer from $100d$ to approximately $10d$ with only a small amount of additional equipment.

Characterizing Experiments for Finite-Memory Binary Automata*

ARTHUR GILL†

Summary—The characteristics of a discrete automaton with a finite memory can be determined by an experiment of a finite length. This paper discusses the properties of such experiments, and presents methods for their optimal construction. Specific results are given for binary-input automata with the memory ranges 0, 1, 2, 3 and 4.

INTRODUCTION

A finite-memory automaton¹ is a sequential machine in which the present output is a function of only a finite number of past inputs. If the input and output at time t are denoted by x_t and y_t , respectively, then an "automaton of memory M " is defined through the relationship

$$y_t = f(x_t, x_{t-1}, \dots, x_{t-M}).$$

An automaton of memory M is always equivalent to a strongly connected machine² containing $M+1$ states. The characterizing function f , and hence the equivalent machine, can be determined by applying to the given automaton all possible input combinations of $M+1$ symbols. The resulting sequence of symbols constitutes an "experiment" whose "length" equals the number of individual symbols of which it is composed.

The discussion in this paper will be restricted to binary-input automata, where the two input symbols are the digits 0 and 1. The number of combinations to be applied to a binary automaton of memory M for its characterization is given by $C=2^{M+1}$. Denoting the length of the shortest characterizing experiment by

* Received by the PGEC, January 5, 1960; revised manuscript received, May 9, 1960. This research was supported by the U. S. Navy, under contract with the University of California.

† Dept. of Electrical Engineering, University of California, Berkeley, Calif.

¹ J. M. Simon, "A note on the memory aspect of sequence transducers," IRE TRANS. ON CIRCUIT THEORY, vol. CT-6, pp. 26–29; March, 1959.

² E. F. Moore, "Gedanken-experiments on sequential machines," in "Automata Studies," C. E. Shannon and J. McCarthy, Eds., Princeton University Press, Princeton, N. J., Study 34, pp. 129–153; 1956.

L_{\min} , we have

$$M + C \leq L_{\min} \leq (M + 1)C. \quad (1)$$

The upper bound can always be realized by applying one complete combination after another. The lower bound is realized whenever a sequence can be applied such that, starting with the $(M+1)$ th digit, every additional digit completes an $M+1$ digit combination not previously included.

As M becomes large, the ratio between the upper and lower bounds approaches $M+1$. Under these circumstances, the experiment of length $(M+1)C$, although having the simplest composition, becomes highly uneconomical. Special techniques are then desired for the construction of the minimal experiments realizable for the given M , preferably experiments which fulfill the lower bound of (1). Experiments whose length is exactly $M+C$ will be referred to as "compact" experiments.

In a paper by de Bruijn³ it is shown that a compact experiment is realizable for any M . Moreover, it is shown that the number of compact experiments of the "cyclical" type (which will be discussed later) is, for any M , given by $2^{2^M - M - 1}$.

The purpose of this paper is to show how compact experiments can be constructed through a graphical ap-

proach and n'' obtained by the described process are given by

$$\left. \begin{aligned} n' &= 2n \div C \\ n'' &= (2n \div C) + 1 \end{aligned} \right\} \quad n = 0, 1, \dots, C-1 \quad (2)$$

where

$$C = 2^{M+1}$$

$$2n \div C = \begin{cases} 2n & 2n < C \\ 2n - C & 2n \geq C. \end{cases}$$

Now, regard each $M+1$ digit combination as a discrete state (each state labeled with the decimal equivalent of the corresponding combination), and stipulate that the state n directly leads to states n' and n'' if, and only if, n, n' and n'' are related as in (2). The result is a sequential system (which depends on M alone, and has no relationship to the automaton under test), describable by a "transition matrix" $T = [t_{ij}]$ as follows:

$$t_{ij} = \begin{cases} 1 & \text{if state } i \text{ leads to state } j \\ 0 & \text{otherwise.} \end{cases} \quad (3)$$

Matrix (4) is a transition matrix for an arbitrary M (for simplicity, the zeros are omitted). Fig. 1 represents the "transition diagram" for matrix (4).

		0	1	2	3	$C-4$	$C-3$	$C-2$	$C-1$	
0	$\left[\begin{array}{cccccccccccccc} 1 & 1 & & & & & & & & & & & & \\ & & & 1 & 1 & & & & & & & & & \\ & & & & & & & & & & & & & \\ & & & & & & & & & & & & & \\ & & & & & & & & & & & & & \\ & & & & & & & & & & & & & \\ & & & & & & & & & & & & & \\ & & & & & & & & & & & & & \\ & & & & & & & & & & & & & \\ & & & & & & & & & & & & & \\ & & & & & & & & & & & & & \\ & & & & & & & & & & & & & \\ & & & & & & & & & & & & & \end{array} \right]$	1												
1														
$(C/2)-2$														
$(C/2)-1$														
$C/2$		1	1											
$(C/2)+1$														
$C-2$														
$C-1$														

proach in simple cases, and through a matrix approach in more complex ones.

SEQUENTIAL DESCRIPTION OF EXPERIMENTS

Considering an arbitrary combination of zeros and ones, it can be seen that the addition of an $(M+2)$ th digit and the deletion of the first digit, results in one of two possible combinations. Designating the original combination by its decimal equivalent n (i.e., the integer which the combination represents when interpreted as a binary number), the new combinations n'




Fig. 1—General transition diagram.

It may now be recognized that every sequence of zeros and ones can be interpreted as a series of transitions between the states of the sequential system defined above. Equivalently, every characterizing experiment can be uniquely associated with some path drawn along

³ N. G. de Bruijn, "A combinatorial problem," *Proc. Koninkl. Ned. Akad. Wetenschap.*, vol. 49, pp. 758-764; September, 1946.

the directed branches of the transition diagram for the corresponding M . In particular, any path which traverses all the C states can be associated with an experiment adequate for characterizing any automaton of memory M . Incidentally, since every combination may yield any other combination (the two may be simply written consecutively), it is seen that the sequential system described above is a strongly connected one.

THE MINIMIZATION PROBLEM

In terms of the description introduced in the preceding section, the problem of composing the minimal characterizing experiment can now be formulated as follows. Find the shortest path in the transition diagram such that at every state will be traversed at least once. Paths traversing every state exactly once, *i.e.*, "loopless" paths, correspond to compact experiments. An experiment can be constructed from the path simply by writing the binary equivalent of the first state in the path, and thereafter writing the digits required for the transition from one state to the next until the last state is reached.

As an example, consider an automaton of memory 2, where the characterizing experiment is to contain the eight combinations 000, 001, 010, 011, 100, 101, 110 and 111. Matrix (5) is the transition matrix for this example. Fig. 2 is the corresponding transition diagram.




Fig. 2—Transition diagram for $M=2$.

The diagram readily reveals the path 0-1-3-7-6-5-2-4 to be a minimal path of the desired properties. The associated experiment is then 0001110100. Since the path is loopless, the resulting experiment is compact, as can also be verified from (1).

GENERAL SOLUTION

The construction of the transition diagram and the tracing of the minimal path become more cumbersome

as M becomes larger. Under these circumstances, the task of finding the minimal experiment is facilitated by regarding the matrix T , as defined by (3), as an ordinary transition matrix of an unweighted directed net,⁴ and then constructing the matrix T^k to yield all paths of length k .

For the purpose at hand, it is convenient to replace every "1" which appears in the ij th position of the matrix by the subscripted symbol t_{ij} . The elements $t_{ir_1}, t_{r_1 r_2} \cdots t_{r_{k-1} j}$ appearing in T^k will then place in evidence the vertices $i, r_1, r_2, \cdots, r_{k-1}, j$ traversed by the corresponding path. The construction of the matrices is greatly simplified if the elements in which any r_h equals any other subscript (thus representing a "loopy" path) are eliminated as soon as they appear in the constructed matrix. Consequently, the number of terms in each matrix is considerably reduced, and the main diagonal in T^k contains closed paths only, in which no branch is included more than once. In particular, the main diagonal of T^c would contain all the paths corresponding to the desired compact experiments.

Table I lists compact experiments determined for $M=0, 1, 2, 3, 4$.

TABLE I

M	Compact Experiments
0	01
1	00110
2	0001110100
3	0000111101100101000
4	00000110011111000100101011011010000

Besides being compact, all the tabulated experiments are "cyclical," in the sense that if the first C digits are written around a circle, then any sequence of $M+C$ digits, regardless of the starting point, constitutes a compact experiment. Since any two sequences with different starting points are necessarily distinct, the existence of a compact and cyclical experiment implies the existence of at least C such experiments. It can also be seen that the complement of a compact experiment (where all the zeros are replaced by ones and vice versa) is also a compact experiment.

CONCLUSIONS

The preceding sections showed how experiments intended for characterizing finite-memory automata can be viewed as sequential systems in their own right. This view, together with de Bruijn's results and the theory of transition matrices, was found helpful in devising methods for constructing the most economical experiments fulfilling the required characterization task. Specific results were presented which constitute the shortest experiments for automata of memory $M=0, 1, 2, 3, 4$. Experiments for machines with larger memories can be constructed in an analogous manner.

⁴ F. E. Hohn, S. Seshu, and D. D. Aufenkamp, "The theory of nets," IRE TRANS. ON ELECTRONIC COMPUTERS, vol. EC-6, pp. 154-161; September, 1957.

Statistical Recognition Functions and the Design of Pattern Recognizers*

T. MARILL[†] AND D. M. GREEN[‡]

Summary—According to the model discussed in this paper, a pattern recognizer is said to consist of two parts: a receptor, which generates a set of measurements of the physical sample to be recognized, and a categorizer, which assigns each set of measurements to one of a finite number of categories. The rule of operation of the categorizer is called the "recognition function." The optimization of the recognition function is discussed, and the form of the optimal function is derived. In practice, a prohibitively large sample is required to provide a basis for estimating the optimal recognition function. If, however, certain assumptions about the probability distributions of the measurements are warranted, recognition functions that are asymptotically optimal may be obtained readily.

A small numerical example, involving the recognition of the hand-printed characters *A*, *B*, and *C* is solved by means of the techniques described. The recognition accuracy is found to be 95 per cent.

AUTOMATIC PATTERN RECOGNITION

WE SHALL BE dealing with a particular model of a pattern-recognition system. According to this model, a pattern recognizer will be said to consist of two principal parts, a receptor and a categorizer.

Receptor

The receptor has as its input a physical sample to be recognized and as its output a set, X_1, X_2, \dots, X_p , of quantities which characterize the physical sample. These quantities will be called "measurements" of the sample, and the set of measurements will be designated by the letter X .

Categorizer

The output, X , of the receptor constitutes the input to the categorizer. The categorizer is a device which assigns each of its admissible inputs to one of a finite number, m , of categories. We may say that the output of the categorizer is an integer $i=1, 2, \dots, m$, under the convention that output i is to mean that the categorizer has assigned its input to the i th category among the set of m categories. Thus, we may say that the categorizer computes a function $i=R(X)$.

The function $R(X)$ will be called the *recognition function* of the pattern recognizer. We shall be primarily concerned with the calculation of this function.

Each physical sample will be considered as "actually belonging to" one of the m categories. Whenever a pat-

tern recognizer assigns to category j a physical sample actually belonging to a category other than j , we say that the pattern recognizer has made an *error*.

THE OPTIMAL RECOGNITION FUNCTION

In a given pattern-recognition situation, we say that a pattern recognizer P_1 is *better than* a pattern recognizer P_2 if the probability that P_1 makes an error is less than the probability that P_2 makes an error.

If P_1 is a pattern recognizer having receptor ρ and recognition function R_1 , and if P_2 is a pattern recognizer having the same receptor ρ but a different recognition function R_2 , and if P_1 is better than P_2 , then we say that R_1 is *better than* R_2 with respect to ρ .

If a recognition function R is better than, or at least as good as, any other recognition function with respect to a given receptor ρ , we say that R is *optimal with respect to* ρ .

In the discussion that follows, the qualifying phrase "with respect to a given receptor ρ ," will often be omitted for the sake of brevity, and we shall speak simply of a recognition function as being optimal, the qualification being understood.

We shall not be concerned in this paper with the problem of designing good receptors, that is, of picking good sets of measurements. The receptor will be assumed to be given, and our attention will be focused on the recognition function.

We now derive the form of the optimal recognition function. The result we shall obtain is by no means novel. We present it here, in somewhat abbreviated form, for the sake of completeness, and also because it will help in fixing ideas for the subsequent discussion.

¹ In this and subsequent sections we are following material given by T. W. Anderson in his "Introduction to Multivariate Statistical Analysis," John Wiley and Sons, Inc., New York, N. Y., 1958. To facilitate cross-reference we have tried to keep our notation compatible with his.

The treatment closest to ours in motivation is given by C. Chow, "An optimum character recognition system using decision functions," IRE TRANS. ON ELECTRONIC COMPUTERS, vol. EC-6, pp. 247-254; December, 1957.

Further references are:

A. Wald, "Statistical Decision Functions," John Wiley and Sons, Inc., New York, N. Y., 1950.

W. W. Peterson and T. G. Birdsall, "The Theory of Signal Detectability," Electronic Defense Group, Engrg. Res. Inst., University of Michigan, Ann Arbor, Tech. Rept. No. 13; 1953.

D. Middleton and D. Van Meter, "On optimum multiple detection of signals in noise," IRE TRANS. ON INFORMATION THEORY, vol. IT-1, pp. 1-9; September, 1955.

For a more elementary discussion of some of the relevant concepts see:

T. Marill, "Detection Theory and Psychophysics," Res. Lab. Electronics, M.I.T., Cambridge, Tech. Rept. No. 319; 1956.

* Received by the PGEC, March 31, 1960; revised manuscript received August 15, 1960. The research reported in this paper has been sponsored by the Electronics Res. Dir. of the AFRC, Air Res. and Dev. Command, under Contract AF 19(604)-6632.

[†] Bolt, Beranek and Newman Inc., Cambridge, Mass.

[‡] Bolt, Beranek and Newman Inc., and Massachusetts Institute of Technology, Cambridge, Mass.

It will be recalled that the receptor generates p measurements, X_1, X_2, \dots, X_p , of each physical sample. We will write these as a column² vector

$$X = \begin{bmatrix} X_1 \\ X_2 \\ \vdots \\ X_p \end{bmatrix}.$$

This quantity is the input to the categorizer; it is the argument of the recognition function $R(X)$.

The vector X comes from one of m categories, or "populations," π_1, \dots, π_m . We assume that their *a priori* probabilities are equal, *i.e.*, we assume that it is just as likely that X comes from one population as from another.³

The probability distribution of X depends upon the population from which X is drawn. We will let $p_i(x)$ be the (multivariate) probability distribution (if X is discrete) or the probability density function (if X is continuous) of the variable X when X is from π_i . We are thus dealing with m functions $p_i(x)$, $i=1, \dots, m$. We seek a function, or rule, R , which assigns each X exactly one of the populations π_i .

The conditional probability that a given vector X_0 actually came from population π_j is given by

$$\frac{p_j(X_0)}{\sum_{k=1}^m p_k(X_0)}.$$

Therefore, the probability that X_0 did not come from π_j is

$$1 - \frac{p_j(X_0)}{\sum_{k=1}^m p_k(X_0)}. \quad (1)$$

A given rule R assigns the vector X_0 to population π_j ; the probability that this assignment will be in error is given by (1).

Now, we build up our desired rule R as follows. Given a particular X_0 , we calculate (1) m times, once for each value of j ; we have thus calculated the probability of error if R assigns X_0 to π_1 , if R assigns X_0 to π_2 , \dots , if R assigns X_0 to π_m ; we then pick for incorporation into our desired optimal rule R^* the assignment for which the probability of error is least.⁴ We repeat the process for each possible value of X . The resultant rule has a minimum probability of error. To put it more succinctly: given a value for X , (1) determines m quantities,

one for each $j=1, \dots, m$. The desired rule R^* assigns the given X to that j for which (1) is least.

We now notice that the value of j for which (1) is least is also the value of j for which $p_j(X_0)$ is maximal. Hence, the desired optimal rule will pick that value of j for which $p_j(X_0)$ is maximal.

In summary, the optimal recognition function, or rule, R^* assigns X to π_i if and only if⁵ $p_i(X) > p_j(X)$, $j=1, \dots, m$; $j \neq i$.

PRACTICAL CONSIDERATIONS. RANDOM-SEARCH AND OTHER TECHNIQUES FOR APPROXIMATING THE OPTIMAL RECOGNITION FUNCTION

When we wish to apply to above theory, we unfortunately stumble into the following difficulty. In general we do not know the distributions $p_i(x)$. Therefore, we cannot calculate the optimal recognition function.

Let us consider what is involved in *estimating* the $p_i(x)$ in the simplest case, namely, the case in which X is discrete and has finite range. Let us say that each of the p components of the vector X can assume one of r values. In this case, each $p_i(x)$ is specified by $r^p - 1$ quantities and the entire set of p_i 's by $m(r^p - 1)$ quantities. We can easily envisage a pattern recognition task in which $m=r=p=10$; in this case the set of p_i 's is specified by some 100 billion quantities. This approach leads to impossibly difficult estimation problems.

It is this fact, we believe, that has led some authors⁶ to propose random-search techniques for approximating the optimal recognition function. In this technique we search through the ensemble of possible recognition functions; as the search proceeds each recognition function is subjected to tests, the better ones being retained, the worse ones rejected. The search may be entirely random, or it may be organized by imposing various degrees of constraint. As yet very little is known about the efficiency of such techniques.

The technique discussed in the remainder of this paper represents an alternative attempt to come to grips with the problem of the unknown probability distributions. It is the technique, familiar enough to workers in statistics, of making *assumptions* about the nature of these distributions.

Consider the familiar elementary problem of testing the hypothesis H_0 that a given set of measurements was drawn from a population having zero mean. We may employ the following technique. We assume that the underlying distribution is normal, and we employ, say, Student's t -test. If our assumption is correct, we are guaranteed a very powerful test; *i.e.*, given a certain acceptably low probability of rejecting H_0 when it is

² The corresponding row vector is the transpose $X' = [X_1 \dots X_p]$. Throughout the discussion, the apostrophe to the right of a matrix symbol will indicate the transpose.

³ This assumption is made here for simplicity. The introduction of unequal *a priori* probabilities does not present any severe theoretical difficulty, provided these probabilities are assumed to be known. One may wish to assign different costs to the different kinds of error. Doing so does not present any severe theoretical difficulty. It may, however, complicate the model appreciably.

⁴ Strictly speaking, if $p_i(X) = p_k(X)$ and $p_i(X) > p_j(X)$, $j=1, \dots, m$, $j \neq i \neq k$, then R^* can assign X to either π_i or π_k .

⁵ See, for example, O. G. Selfridge, "Pandemonium: A Paradigm for Learning," presented at Mechanization of Thought Processes Symposium, National Physical Lab., Teddington, Eng.; 1959.

⁶ F. Rosenblatt, "Perceptron simulation experiments," *PROC. IRE*, vol. 48, pp. 301-310; March, 1960.

true, the test guarantees a high probability of rejecting H_0 when it is false. If our assumption is false, the guarantee is void.

In attempting to find acceptable recognition functions we shall also use the method of making assumptions about the underlying distributions. The risk involved here, however, is very much *smaller* than in the case of testing a hypothesis by means of a statistical test. When we use a statistical test, we are committed to the outcome of the test; we have no independent way of knowing whether the result of the test is in error. When we find a recognition function, however, we do have such an independent test. We can readily determine whether this function, in conjunction with a given receptor, is acceptable, by testing whether it recognizes patterns accurately.

The technique to be discussed is "algorithmic." This means that it is always possible to say in advance how much calculation is required to find a recognition function. If the assumptions of the model are met, the resulting recognition function is asymptotically optimal; that is, the function approaches the optimal recognition function as the sample size increases. If the assumptions are not met, the recognition function may still be acceptable; or it may not, in which case a prespecified amount of computation will have been wasted.

SOLUTION WITH NORMAL VARIABLES AND EQUAL COVARIANCE MATRICES⁷

We shall be discussing the solution of the model under two assumptions: 1) that the measurements are normally distributed, and 2) that the covariance matrices of the $p_i(x)$ are equal for all i . In the present section we deal with the more restrictive case in which both assumptions are made. In a later section we return to discuss the model for the case in which only the first assumption is made. (The assumption of statistically independent measurements is *not* made at any point.)

We here assume that the $p_i(x)$, $i=1, \dots, m$, represent (multivariate) normal densities which differ only in their means.

Specifically, we assume that the probability density p_i of X when X is from population π_i is⁸

$$p_i(x) = \frac{1}{(2\pi)^{p/2} |V|^{1/2}} \exp \left[-1/2(x - \mu_i)' V^{-1}(x - \mu_i) \right].$$

The ratio of two densities p_i and p_j is given by

$$\frac{p_i(x)}{p_j(x)} = \exp \left\{ -1/2[(x - \mu_i)' V^{-1}(x - \mu_i) - (x - \mu_j)' V^{-1}(x - \mu_j)] \right\}.$$

⁷ In this section we are, once again, relying to a considerable extent on material given by Anderson, *op. cit.*

⁸ The expression $|V|$ represents the determinant of the covariance matrix V , i.e., of the matrix whose elements, cov_{ij} , represent the covariance between the i th and j th component of the vector X . The diagonal element cov_{ii} represent the variance of the i th component.

Taking logarithms and rearranging terms we have

$$u_{ij} = \log \frac{p_i(X)}{p_j(X)} = X' V^{-1}(\mu_i - \mu_j) - 1/2(\mu_i + \mu_j)' V^{-1}(\mu_i - \mu_j). \quad (1)$$

It will be recalled from the previous section that the optimal rule R assigns X to π_j if $p_j(X)$ is the largest among the $p_i(X)$. In terms of the function u_{ij} , this rule is:

Form the $m(m-1)$ quantities u_{ij} , ($i=1, \dots, m$; $j=i, \dots, m$; $i \neq j$) and pick the largest of these quantities. If the largest is u_{kj} , assign X to π_k .

Proof: By this rule, one is to pick the largest of the $m(m-1)$ quantities

$$u_{ij} = \log \frac{p_i(X)}{p_j(X)} = \log p_i(X) - \log p_j(X) \quad (i=1, \dots, m; j=1, \dots, m; 1 \neq j)$$

The largest of these u_{ij} is formed by taking the largest among the m quantities $\log p_i(X)$ and subtracting the smallest. Hence, the first subscript of the largest u_{ij} will be the same as the subscript of the largest $\log p_i(X)$, which in turn is the same as the subscript of the largest $p_i(X)$. Hence, our present rule, (3), is equivalent to the rule:

Pick the largest of the m quantities $p_i(X)$. If this is $p_k(X)$, assign X to π_k .

This latter rule, (4), is the one which was seen in the previous section to be optimal.

In summary, we consider a vector quantity X which comes with equal probability from any of m populations π_1, \dots, π_m . The populations π_i are assumed to be normally distributed with mean vectors μ_1, \dots, μ_m , and with equal covariance matrices, V .

Under these assumptions, the optimal procedure is to form the $m(m-1)$ functions

$$u_{ij} = X' V^{-1}(\mu_i - \mu_j) - 1/2(\mu_i + \mu_j)' V^{-1}(\mu_i - \mu_j)$$

to pick the largest, say u_{kj} , and to assign X to π_k .

An aspect of the present technique which is particularly appealing is that the functions u_{ij} are linear functions of X . The recognition function is thus extremely simple to instrument.

Even with the assumptions of normality and equality of the covariance matrices, there are still estimation problems involved in the present model, although not very severe ones. Where, as before, p is the number of measures and n the number of categories, the number of independent quantities to be estimated is equal to $mp + \frac{1}{2}(p^2 + p)$. For $m=p=10$, this is equal to 155.




Fig. 1—Examples of letters obtained from subjects.




Fig. 2—Grid used in forming measurements of letters.

A NUMERICAL EXAMPLE OF THE ABOVE TECHNIQUE Experimental Situation

As an example of the technique sketched in the previous section, a very simple pattern-recognition task was carried out. The problem consisted in recognizing the hand-printed characters *A*, *B*, and *C*. Five samples of each letter were obtained from each of ten subjects; thus, 150 letters in all were processed.

The subjects were instructed to print the letters within a two-inch square. Examples of letters obtained are given in Fig. 1.

Measurements were made on the letters as follows. A grid of four intersecting lines (see Fig. 2) was placed on the square in which the letter was written. Measurement X_i consisted in determining how far one needed to travel along the directed line segment i before intersecting a portion of the letter for the first time. In this fashion eight measurements, X_1, \dots, X_8 , were made on each letter (see Fig. 3). Since the letters were written on graph paper with 1/10 inch ruling, the measures could be read off the paper simply by counting small squares. Measurements 1, 3, 5, and 7 (along diagonals) are in units $\sqrt{2}$ larger than the units of measurements 2, 4, 6, and 8. No correction for this discrepancy was applied.




Fig. 3—Measurements made on the three examples of Fig. 1.

It should be emphasized that these particular measures were used, not because of any belief in their inherent value for letter-recognition, but merely because they were easy to obtain, and because there was some hope of their being approximately normally distributed.

Computations

No attempt was made to verify the assumptions of normality or of equality of covariance matrices before using the model.

First, the covariance matrix of the entire sample was computed. The results are given in Table I. Next, this matrix was inverted. The results are given in Table II.

The mean vectors for the three letters are given in Table III.

Lastly, the functions u_{ij} were computed and were found to be:

$$\begin{aligned} u_{AB} &= 0.820X_1 - 0.175X_2 - 0.440X_3 + 0.419X_4 \\ &\quad - 0.030X_5 + 0.048X_6 + 0.130X_7 - 0.034X_8 + 5.51 \\ u_{AC} &= 0.106X_1 + 0.046X_2 - 0.291X_3 + 0.344X_4 \\ &\quad + 0.024X_5 - 0.343X_6 - 0.005X_7 + 0.084X_8 + 1.87 \\ u_{BC} &= -0.715X_1 + 0.220X_2 + 0.149X_3 - 0.074X_4 \\ &\quad + 0.054X_5 - 0.391X_6 - 0.135X_7 + 0.118X_8 + 7.39 \end{aligned}$$

and, of course,

$$u_{BA} = -u_{AB}$$

$$u_{CA} = -u_{AC}$$

$$u_{CB} = -u_{BC}.$$

TABLE I
COVARIANCE MATRIX

2.748	2.265	1.218	2.230	-.783	-1.262	-.503	1.608
	3.277	1.719	1.887	-2.039	-4.329	-2.169	1.584
		3.172	-.608	.152	-.037	-.317	1.264
			8.214	-2.780	-4.817	-1.943	1.380
				14.459	10.603	10.605	.327
					19.333	11.569	.205
						14.445	.013
							3.725

TABLE II
COVARIANCE MATRIX INVERTED

1.384	-1.121	.042	-.240	.043	-.257	.023	-.036
	1.904	-.500	.098	-.024	.446	-.090	-.215
		.611	.103	-.011	-.102	.043	-.045
			.222	.010	.073	-.028	-.060
				.165	-.033	-.096	-.021
					.227	-.091	-.081
						.197	.037
							.419

TABLE III
MEAN VECTORS FOR THE LETTERS "A," "B," AND "C"

μ_A'	7.72	6.66	4.72	8.32	5.86	7.02	7.70	4.14
μ_B'	5.62	5.82	5.76	3.56	5.94	7.20	6.30	3.20
μ_C'	6.36	4.54	5.52	3.28	10.36	15.42	12.22	3.54

The 150 samples were then classified into A, B, C in accordance with the rule, (3), above.

Results

The results of this run are tabulated in Table IV. It will be seen that the recognition accuracy was 95 per cent.

An additional sample of 30 letters⁹ which had not been used in the calculation of the recognition function was tested. Results are given in Table V. There was one error out of thirty.

Discussion

Exact interpretation of the illustrative example is difficult, since the example tests not only the excellence of the recognition function but also the excellence of the measures, that is, of the "receptor". Nonetheless, the results seem encouraging, in that good recognition accuracy was obtained despite the fact that the measures were not optimally chosen, that the assumptions of the model were assuredly violated to some extent, and that the sample size was small. The computations were readily performed on an LGP-30 computer and required only a small programming effort.

SOLUTION WITH NORMAL VARIABLES AND UNEQUAL COVARIANCE MATRICES

If we assume only that the variables are normally distributed and do not make the assumption of equal covariance matrices, we may proceed as follows.

⁹ These samples were generated by 30 different people who had not contributed to the original sample.

TABLE IV
RESULTS OF FIRST RUN; RECOGNITION OF 150 SAMPLES

		Input		
		A	B	C
Output	A	49	4	0
	B	1	45	1
	C	0	1	49

TABLE V
RESULTS OF SECOND RUN; RECOGNITION OF 30 ADDITIONAL SAMPLES NOT USED IN CALCULATING THE RECOGNITION FUNCTION

		Input		
		A	B	C
Output	A	10	1	0
	B	0	9	0
	C	0	0	10

The probability density of X when X is from population π_i is

$$p_i(x) = \frac{1}{(2\pi)^{p/2} |V_i|^{1/2}} \exp \left[-1/2(x - \mu_i)' V_i^{-1} (x - \mu_i) \right]$$

The ratio of two densities is

$$\frac{p_i(x)}{p_j(x)} = k_{ij} \frac{\exp \left[-1/2(x - \mu_i)' V_i^{-1} (x - \mu_i) \right]}{\exp \left[-1/2(x - \mu_j)' V_j^{-1} (x - \mu_j) \right]}$$

where

$$k_{ij}^2 = \frac{|V_j|}{|V_i|}$$

As before, we define

$$u_{ij} = \log \frac{p_i(X)}{p_j(X)}$$

Substituting and rearranging terms we may write

$$u_{ij} = -\frac{1}{2} X' [V_i^{-1} - V_j^{-1}] X + X' [V_i^{-1} \mu_i - V_j^{-1} \mu_j] - \frac{1}{2} \mu_i' V_i^{-1} \mu_i + \frac{1}{2} \mu_j' V_j^{-1} \mu_j + \log k_{ij}.$$

These functions are not linear function of X . If the components of X are X_1, \dots, X_p , each of the above functions is of the form

$$\sum_{u=1}^p \sum_{v=1}^p a_{uv} X_u X_v + \sum_u b_u X_u + c.$$

This expression is a polynomial containing $p^2 + p + 1$ terms.

Thus, the resulting recognition function would be considerably more complicated than the one obtained under the equal-covariance-matrix assumption. Moreover, the sampling-error problem looms larger. If, as before, p is the number of measures and m is the number of categories, the number of quantities to be estimated

is equal to $mp + \frac{1}{2}m(p^2 + p)$. If $m = p = 10$, we are required to estimate 650 quantities. The resulting recognition functions will therefore approach the optimum at a slower rate (as sample size increases) than the recognition function found by the earlier model.

ACKNOWLEDGMENT

We would like to acknowledge indebtedness and to express thanks to our friend, Dr. J. E. Keith Smith, of the M.I.T. Lincoln Laboratory, who first pointed out to us the relevance to the problem at hand in the discussion given by T. W. Anderson and, of course, to Dr. Anderson, whose presentation seems to us to clarify significantly the handling of several mathematical problems in pattern recognition and signal detection.

The Simplification of Multiple-Output Switching Networks Composed of Unilateral Devices*

G. C. VANDLING†, MEMBER, IRE

Summary—The purpose of this paper is to show that two-level (no more than two gates in cascade) multiple-output switching networks composed of unilateral switching devices such as diodes can be simplified or minimized in much the same manner as single-output networks.

This is accomplished by extending the notation and techniques used in the simplification of two-level single-output switching networks to multiple-output switching networks. A simple procedure for identifying multiple-output prime implicants is devised and, as a final result, an algorithm is presented which can be used to minimize the switching network corresponding to a number (q) of given Boolean expressions of the same variables. This algorithm is based on the Quine rules but has been modified to take advantage of the so-called "don't care" conditions which occur because some inputs are forbidden or because some outputs are of no concern. This algorithm can readily be programmed on a digital computer if desired.

WHILE the general problem of minimizing a Boolean expression has not been solved, Quine and others have treated the problem of finding the simplest irredundant minterm- or maxterm-type Boolean expression.¹ These representations are of interest for a number of reasons. For example, a function so expressed is often much simpler than a given function and can sometimes be further simplified

algebraically. Also, either the simplest minterm-type or maxterm-type representation leads to a minimum diode count in two-level (no more than two gates in cascade) diode logic circuits.

Systems often require a great number of switching circuits, many of which may be described by Boolean functions of the same variables. When this occurs, circuit complexity and cost can often be reduced by using the logical output of one or more gates simultaneously in switching circuits represented by two or more Boolean functions. Such circuits are called multiple-output circuits; the general case consists of a switching circuit with n -inputs and q -outputs where there is no restriction on how many components may be shared. Such a circuit can be described by a number (q) of single-output Boolean functions. Simple single-output and multiple-output switching networks are illustrated in Fig. 1.

The purpose of this paper is first to extend the notation frequently used to describe n -input single-output networks to describe fully n -input q -output switching networks, of which the former is considered to be a special case. Having accomplished this, it will be shown that some techniques currently used to determine the simplest minterm- or maxterm-type single-output Boolean expression equivalent to a given expression may also be extended. These techniques may then be used to determine the simplest multiple-output expression equivalent to a number (q) of given single output Boolean expressions of the same variables. Such a repre-

* Received by the PGEC, March 5, 1960; revised manuscript received, August 1, 1960. This paper is derived from a thesis submitted in partial fulfillment of the requirements for the M.S. degree in electrical engineering at Syracuse University, Syracuse, N. Y.

† Electronics Lab., General Electric Co., Syracuse, N. Y.

¹ Often called, respectively, disjunctive normal form and conjunctive normal form.




Fig. 1—(a) Two single-output switching circuits. (b) A multiple-output switching circuit which corresponds to the two switching circuits of (a).

sensation will lead to a minimum diode count in two-level multiple-output diode-logic circuits and is also amenable to further algebraic simplification. In general, such a representation cannot be realized by a series parallel combination of relay contacts.

I. SOME PRELIMINARY MATTERS OF NOTATION

A single-output Boolean expression of the variables X_1, X_2, \dots, X_n , involving the literals $X_1, X_1', X_2, X_2', \dots, X_n, X_n'$, will be written $F_i(X_1, X_2, \dots, X_n)$ where the subscript i is introduced for identification. Any conjunction of literals is called a term. The single-output minterm (or sum-of-products canonical or full disjunctive normal) representation of F_i is

$$F_i = \sum_{j=0}^{2^n-1} Z_{i,j} f_j, \quad Z_{i,j} = 0, 1 \quad (1)$$

where each f_j is called a minterm and \sum denotes logical summation (disjunction). Every f_j corresponds to one of the 2^n terms formed from the conjunction of each variable or its complement with every other variable or its complement. The subscript j of $f_j(X_1, X_2, \dots, X_n)$ is defined by the arithmetic sum

$$j = b_1 + 2b_2 + 4b_3 + \dots + 2^{n-1}b_n$$

where $b_p = 1$ if X_p appears in the product f_j and $b_p = 0$ if X_p' appears. The $Z_{i,j}$'s are assigned the values 1 or 0 depending on whether or not the device or network to be described by F_i is to have a 1 or 0 output for the combination of input values represented by f_j . By appropriately assigning the $Z_{i,j}$'s, any one of the 2^{2^n} switching functions of n variables may be represented.

A term θ is said to subsume a term ϕ if every literal appearing in ϕ appears in θ and if no variable appears both complemented and uncomplemented in either

term. Often, Boolean expressions may be simplified by the application of the identity

$$X_1 = X_1X_2 + X_1X_2'$$

Here, both X_1X_2 and X_1X_2' subsume X_1 . A minterm-type expression is any sum-of-products Boolean expression. Each term may or may not be a minterm. A sum-of-products canonical expansion is considered to be a special case of minterm-type expression and is often called a minterm expansion.

A term θ is called a prime implicant of F_i if θ implies F_i and if θ subsumes no other term containing fewer literals which implies F_i . Quine has shown that a minimal irredundant minterm-type Boolean function equivalent to F_i is a sum of prime implicants of F_i .²

Any function of the variables X_1, X_2, \dots, X_n , H_i will be said to be equivalent to a given function of the same variables, F_i , if, and only if, for every possible combination of input values the logical values of F_i and H_i are the same.

An irredundant minimal sum-of-products expression equivalent to some given sum-of-products canonical expression may always be obtained by the repeated application of just two Boolean identities:

$$\beta_1\beta_2 + \beta_1\beta_2' = \beta_1$$

$$\beta_1 + \beta_1 = \beta_1$$

in addition to the commutative laws. Here, β represents a literal or conjunction of literals. More satisfactory systematic simplification techniques have been developed by Aiken, Quine, Karnaugh, Veitch, and others.³⁻⁶

II. MULTIPLE OUTPUT SWITCHING NETWORKS

It is desirable to devise a notation for multiple-output switching networks which, in addition to describing the network, makes possible the complete identification of each output function and which is reducible to the familiar minterm or minterm-type expression for the special case of one output.

Given q different single-output functions of n variables, each of which is expressed in minterm form as

$$F_i = \sum_{j=0}^{2^n-1} Z_{i,j} f_j \quad Z_{i,j} = 0, 1; i = 1, 2, \dots, q$$

² W. V. Quine, "The problem of simplifying truth functions," *Am. Math. Monthly*, vol. 59, pp. 521-531; October, 1952.

³ Staff of Harvard Computational Lab., "Synthesis of Electronic Computing and Control Circuits," Harvard University Press, Cambridge, Mass.; 1951.

⁴ W. V. Quine, "A way to simplify truth functions," *Am. Math. Monthly*, vol. 62, pp. 627-631; November, 1955.

⁵ M. Karnaugh, "The map method for synthesis of combination logic circuits," *Commun. and Electronics (Trans. AIEE)*, pt. 1, vol. 72, pp. 593-599; November, 1953.

⁶ E. W. Veitch, "A chart method for simplifying truth functions," *Proc. Assoc. Computing Machinery Conf.*, Pittsburgh, Pa., May 2, 1952; pp. 127-133.

consider the set S_j composed of all possible $P_{k,j}$'s defined as follows:

$$P_{k,j} = \sum_{i=1}^q Z_{i,j} f_j \quad (5)$$

where $Z_{i,j}$ can be either a zero or a one and where the subscript k is given by the arithmetic sum

$$k = Z_{1,j} + 2Z_{2,j} + 4Z_{3,j} + \cdots + 2^{q-1}Z_{q,j}.$$

Theorem 1: Set S_j contains 2^q members.

Proof: The proof of this theorem is apparent, since, the equation defining the k 's, each $P_{k,j}$ corresponds to one ordered combination of the f_j 's.

Since there are 2^q possible $P_{k,j}$'s for any j , and since there are 2^n minterms, it follows that there are $(2^q)^{2^n}$ switching functions for an n -input q -output network where $q=1, 2, 3, \dots$. This is the number of combinations of 2^n things (minterms) each of which can be distributed in 2^q ways between the q functions describing the individual outputs. Any notation devised must, therefore, be capable of completely describing any of the $(2^q)^{2^n}$ switching functions. The P 's are expressible in Boolean form.

Theorem 2: If the P 's are expressed as two valued variables, no less than q auxiliary variables are required.

Proof: The proof follows from recognizing that S_j contains 2^q members. Clearly, no less than a number (q) of 0 valued variables can be used to identify 2^q conditions.

In order to express the $P_{k,j}$'s in Boolean form we introduce the two valued variables y_1, y_2, \dots, y_q . These auxiliary variables will be made subject to additional restrictions. By expressing the P 's as a function of the auxiliary variables y_1, y_2, \dots, y_q , any multiple-output expression can be completely and unambiguously described by

$$\mathfrak{F} = \sum_{i=1}^q \sum_{j=0}^{2^n-1} y_i Z_{i,j} f_j \quad (6)$$

where $Z_{i,j}=1$ if f_j is in F_i and 0 otherwise. We introduce this as the definition of the minterm canonic form for a multiple-output network. Each $y_i f_j$ is a multiple-output minterm (mom).

The following example illustrates this notation. Consider the following three functions of two variables:

$$F_1 = X_1 X_2 + X_1' X_2'$$

$$F_2 = X_1' X_2' + X_1' X_2$$

$$F_3 = X_1 X_2 + X_1 X_2'.$$

These three single-output functions can be combined to one multiple-output function,

$$\mathfrak{F} = y_1 X_1 X_2 + y_1 X_1' X_2' + y_2 X_1' X_2' + y_2 X_1' X_2 + y_3 X_1 X_2 + y_3 X_1 X_2'.$$

When $y_1=1, y_2=y_3=0$ are substituted in the above equation, and, similarly, F_2 and F_3 can be ob-

tained. Note that each term of \mathfrak{F} can be placed in one-to-one correspondence with a term in one of the single-output networks. Thus $y_1 X_1' X_2'$ corresponds to $X_1' X_2'$ in function F_1 . Since when $q=1, y_1=1$, and $y_2=y_3=0$, (6) reduces to the minterm canonical form for a single-output network F_1 , such a network is considered to be a special case of the more general type of an n -input q -output network.

A function

$$\mathfrak{F}(y_1, y_2, \dots, y_q, X_1, X_2, \dots, X_n),$$

will be said to be equivalent to a given function

$$\mathfrak{U}(y_1, y_2, \dots, y_q, X_1, X_2, \dots, X_n)$$

if, for every possible assignment of zeros and ones to the input variables (X 's) and every assignment of the y 's according to the following convention, H_i has the same logical value (zero or one) as F_i . This convention is that when $y_i=1$ then $y_1=y_2=\dots=y_{i-1}=y_{i+1}=\dots=y_q=0$. Equivalence of multiple-output Boolean functions therefore actually requires simultaneous equivalence of all the corresponding single-output circuits. The equivalence of single-output Boolean functions has previously been defined.

Since the auxiliary variables y_i are two valued, function \mathfrak{F} obeys many of the laws of Boolean algebra. Terms may be combined algebraically transforming function \mathfrak{F} into any equivalent multiple-output circuit.

Three rules of combination are given below:

$$\alpha_1 \beta_1 + \alpha_1 \beta_1 = \alpha_1 \beta_1 \quad (7)$$

$$\alpha_1 \beta_1 + \alpha_2 \beta_1 = (\alpha_1 + \alpha_2) \beta_1, \quad (8)$$

$$\alpha_1 \beta_1 \beta_2 + \alpha_1 \beta_1 \beta_2' = \alpha_1 \beta_1. \quad (9)$$

Here, α represents an auxiliary variable or group of auxiliary variables of the form $(y_i + y_{2i} + \dots)$, while β represents a literal or conjunction of literals. The interpretation of these terms is of importance. The meaning of a specific term $y_1 X_1 X_2$, for example, is that "a gate corresponding to $X_1 X_2$ can be used in output 1." A term $(y_1 + y_2) X_1 X_2$ then means "a gate corresponding to $X_1 X_2$ can be shared between outputs 1 and 2." From this interpretation it is apparent that $\dots y_i + y_i \dots$ is redundant and may conveniently be changed to y_i if it ever occurs in a term $\alpha \beta$. Except that terms are always written in the form $\alpha \beta$ for convenience, the rules of combination are commutative. It should be apparent that the use of these rules will not affect multiple-output equivalence as previously defined.

Only the three additional operations above have been defined and only these will be used in this paper. Although, for example, $\alpha_1 \beta_1 \beta_2 + \alpha_2 \beta_1 \beta_3 = \beta_1 (\alpha_1 \beta_2 + \alpha_2 \beta_3)$ seems plausible, it is undefined and not used because it is not useful. While the operation

$$\alpha_1 \beta_1 \beta_2 + \alpha_1 \beta_1 \beta_3 = \alpha_1 [\beta_1 (\beta_2 + \beta_3)] \quad (10)$$

is useful, it leads to results other than sum-of-products and will not be considered in this paper. The auxiliary

variables are ignored when deciding whether or not a multiple-output function is sum-of-products.

For multiple-output relationships a term θ is said to subsume a term ϕ if

- 1) Every literal appearing in ϕ appears in θ , and if no variable appears both complemented and uncomplemented in either term, while
- 2) Every auxiliary variable appearing in θ appears in ϕ .

For example, $y_1X_1X_2$ subsumes y_1X_1 , $y_2X_1X_2$ subsumes $(y_1+y_2)X_1$, and $(y_1+y_2)X_1X_2$ subsumes $(y_1+y_2+y_3)X_1X_2$. A term ϕ is not necessarily more desirable than a term θ which subsumes it. For example, while $(y_1+y_2+y_3)X_1X_2$ is subsumed by $(y_1+y_2)X_1X_2$, it would require five diodes in a diode realization (two diodes for the gate X_1X_2 and one in each of the output OR gates for F_1 , F_2 , and F_3), while $(y_1+y_2)X_1X_2$ would require four. While it is obvious that both of these terms would not be required, additional information is required if the choice between them is not to be arbitrary. This fact illustrates an additional complication encountered in the simplification of multiple-output networks.

The rules of combination defined above are analogous to (3) and (4) for single-output networks. These rules—together with the knowledge that they are commutative—can be used to obtain the simplest sum-of-products multiple-output expression equivalent to a given \mathfrak{F} . In any but the simplest cases, however, this will require an exhaustive search. A more satisfactory procedure will be presented subsequently.

As with single-output expressions, there exists a dual- or maxterm-type multiple-output representation for which a notation could be devised if desired. Such a representation will not be treated here, since the dual network can readily be found as will subsequently be shown by example.

It must be emphasized that despite the fact that n variables and q auxiliary variables are used to represent a multiple output network, the problem of minimizing a multiple-output network is *not* equivalent to minimizing an $n+q$ variable single-output Boolean network. This is so because of the additional constraints placed on the auxiliary variables. This is best appreciated by noticing that although \mathfrak{F} resembles an $n+q$ variable single-output switching function, no y_i' terms appear. This is a distinctive feature of our multiple-output notation. It is also of interest to note that there are $(2^q)^{2^n}$ switching functions for an n -input q -output switching function and $(2^{n+q})^{2^n}$ switching functions for an $n+q$ variable switching network, and that

$$2^{2^{n+q}} = 2^{2^{n2^q}} = (2^{2^q})^{2^n} \gg (2^q)^{2^n} \quad \text{for } q = 2, 3, \dots$$

It is, therefore, also obvious that the switching functions of an $n+q$ input, single-output network cannot be placed in one-to-one correspondence with the switching functions of an n -input q -output multiple-output network.

III. PRIME IMPLICANTS OF MULTIPLE OUTPUT FUNCTIONS

In this section we define prime implicants for multiple-output functions which are analogous to prime implicants for single-output functions. Since, as has been previously explained, single-output functions are considered a special case of multiple-output functions, prime implicants of single-output functions are special cases of the more general multiple-output prime implicants.

We first define $2^q - 1$ functions G_m , each of which corresponds to a subset of the set of all minterms appearing in the q functions F_i :⁷

$$\begin{aligned} G_1 &= F_1 \\ G_2 &= F_2 \\ G_3 &= F_1 \cap F_2 \\ G_4 &= F_3 \\ G_5 &= F_1 \cap F_3 \\ G_6 &= F_2 \cap F_3 \\ G_7 &= F_1 \cap F_2 \cap F_3 \\ &\vdots \\ G_{2^q-1} &= F_1 \cap F_2 \cap F_3 \cap \dots \cap F_q. \end{aligned}$$

The subscripts m are assigned by the following arithmetic sum:

$$m = w_1 + 2w_2 + 4w_3 + \dots + 2^{i-1}w_i + \dots + 2^{q-1}w_q$$

where $w_i = 1$ if G_m is a function of F_i and zero otherwise. Conversely, we know that $G_{15} = F_1 \cap F_2 \cap F_3 \cap F_4$ since $m = 15 = 1 + 2 + 4 + 8$, $w_1 = w_2 = w_3 = w_4 = 1$. Any given minterm can occur in one, more than one, or all of the functions G_m . Throughout this paper F_1, F_2, \dots, F_q and \mathfrak{F} are considered to be expressed in single-output minterm form and multiple-output minterm form respectively. This we can do without loss of generality since any minterm-type expression is easily expanded to canonical form. For completeness, we also define $G = F_1' \cap F_2' \cap F_3' \cap \dots \cap F_q'$ in addition to the above. The symbol F_i' denotes the complement of F_i and G contains all those minterms not contained in F_i for given n . This is of little interest in the simplification of minterm-type Boolean functions.

We now consider all the related single-output minterms $g_{m,j}$ which occur in the single-output expression $G_1, G_2, G_3, \dots, G_{2^q-1}$. For each single-output prime implicant (sopi) of G_m , $P_r(g_{m,j})$, containing $g_{m,j}$, there is a corresponding multiple-output prime implicant (mopi) of \mathfrak{F} . By definition, this mopi is

$$K(y_1, y_2 \dots y_i \dots y_q) P_r(g_{m,j}),$$

⁷ The symbol \cap is used to identify an operation on function $F_2 \cap F_3$ is a disjunction of all minterms common to F_2 and F_3 , $F_1 \cap F_2 \cap F_3$ is a disjunction of all minterms common to F_1, F_2 , and F_3 , and so on.

here

$$(y_1, y_2, \dots, y_i \dots y_q) P_r(g_{m,j}) \\ (h_1 y_1 + h_2 y_2 + \dots + h_i y_i + \dots + h_q y_q) P_r(g_{m,j}) \quad (11)$$

and where $h_i = 1$ if G_m is a function of F_i and 0 otherwise. Network-wise, the multiple-output prime implicants may be interpreted as those corresponding to shared gates— $m \neq 0, 1, 2, 4, \dots, 2^{q-1}$ and those corresponding to unshared gates ($m = 1, 2, 4, \dots, 2^{q-1}$). If a minterm $y_i f_j$ subsumes only one prime implicant $P_r(g_{m,j})$ this prime implicant is called an *essential term* and must appear as a term in the simplest irredundant multiple-output function.

A multiple-output minterm-type expression \mathcal{K} is irredundant if it cannot be transformed into an expression \mathcal{J} , which is its equivalent, by deleting one or more terms or literals. The process of transforming a redundant expression into an equivalent expression by deleting literals and/or terms is called *simplification*.

Many criteria have been used previously to define the minimum or simplest irredundant minterm-type single-output expression equivalent to some given expression. Among these are:

- 1) \mathcal{J} is simpler than \mathcal{K} if it contains fewer terms than \mathcal{K} .
- 2) \mathcal{J} is simpler than \mathcal{K} if the circuit required to realize it requires fewer diodes than does the circuit required to realize \mathcal{K} .
- 3) \mathcal{J} is simpler than \mathcal{K} if it contains fewer literals than \mathcal{K} .

Any of these criteria can be applied to multiple-output expressions as well. The auxiliary variables, however, are not counted as literals.

Having introduced multiple-output prime implicants and essential terms, we prove the following theorem.

Theorem 3: The simplest minterm-type multiple-output expression \mathcal{K} equivalent to some given expression \mathcal{F} is a disjunction of the multiple-output prime implicants.

Proof: Assume that \mathcal{K} contains a term μ which is not a multiple-output prime implicant of \mathcal{F} . If μ is not a multiple-output prime implicant of \mathcal{F} , μ (μ less its auxiliary variables) is not a prime implicant of its associated function G by definition. If μ is not a prime implicant of G , one or more literals may be deleted from it transforming it into a prime implicant ψ of G . The corresponding multiple-output prime implicant ψ now contains fewer literals than μ and hence, if it is substituted for μ , the resulting expression is now simpler than \mathcal{K} in both sense 2) and 3) above. This, however, contradicts our assumption that \mathcal{K} is the simplest possible multiple-output expression, thereby proving the theorem.

IV. SIMPLIFICATION OF MULTIPLE-OUTPUT EXPRESSIONS

The analogy between single-output and multiple-output expressions is complete. One solution to the general problem of finding the simplest irredundant min-

term-type representation of a specified function—either single-output or multiple-output—consists of:

- 1) Determining all the prime implicants (multiple-output prime implicants) of the specified Boolean function.
- 2) Identifying all the essential prime implicants (essential multiple-output prime implicants).
- 3) Selecting from the group of nonessential prime implicants (multiple-output prime implicants) the simplest set which includes all minterms which do not subsume essential prime implicants. The disjunction of these terms with the essential terms will result in the simplest possible equivalent minterm-type expression (multiple output minterm-type expression).

Essentially, this is an outline of the procedure suggested by Quine. More specifically, for multiple-output prime implicants, step 1) can consist of:

- a) Identifying the auxiliary functions G_m .
- b) Finding all the single-output prime implicants of all the functions G_m .
- c) Converting each of these single-output prime implicants $P_r(g_{m,j})$ into multiple-output prime implicants.

The functions F_i will usually be known or can easily be determined. The functions G_m can be calculated from their defining equations using matrix techniques or some alternate method.⁸ Any of the well-known techniques presently used to determine the prime implicants of single-output expressions can be used to determine all the prime implicants of each 2^{q-1} functions G_m , for example, one of the map methods or the method of Quine as adapted by McCluskey.^{5,6,9} These single-output prime implicants $[P_r(g_{m,j})]$ can then be transformed into the corresponding mopi as discussed previously. For multiple-output functions, steps 2 and 3 are nearly equivalent to those used for single-output expressions. This will be made clear in the following examples.

Example 1: Using the least diode count as a criterion for minimality, find the simplest two-level realization of the following output functions:

$$F_1 = G_1 = X_1 X_2 X_3' + X_1 X_2' X_3 + X_1' X_2 X_3' + X_1' X_2' X_3'$$

$$F_2 = G_2 = X_1 X_2' X_3' + X_1 X_2 X_3 + X_1' X_2 X_3' + X_1' X_2' X_3'$$

$$F_3 = G_4 = X_1 X_2 X_3 + X_1 X_2' X_3' + X_1 X_2' X_3.$$

Part I: We will first find the minimum multiple-output minterm-type expression equivalent to the given outputs and we begin by constructing the auxiliary functions.

⁸ E. J. Schubert, "Matrix analysis of logical networks," *Commun. and Electronics (Trans. AIEE)*, pt. 1, vol. 77 pp. 10-13; March, 1958.

⁹ E. J. McCluskey, Jr., "Minimization of Boolean functions," *Bell Sys. Tech. J.*, vol. 35, pp. 1417-1444; November, 1956.

$$G_3 = F_1 \cap F_2 = X_1'X_2X_3' + X_1'X_2'X_3'$$

$$G_5 = F_1 \cap F_3 = X_1X_2'X_3$$

$$G_6 = F_2 \cap F_3 = X_1X_2X_3 + X_1X_2'X_3'$$

$$G_7 = F_1 \cap F_2 \cap F_3 = 0.$$

The prime implicants of the output functions and the auxiliary functions are listed in Table I along with the corresponding multiple-output prime implicants. In Table II, each minterm is associated with the prime implicants it subsumes. Since only one check mark appears in the column labeled $y_1X_1X_2X_3'$, $y_1X_2X_3'$ is an *essential term* and must appear in any minimal expression. The row corresponding to $y_1X_2X_3'$ and the columns corresponding to $y_1X_1X_2X_3'$ and $y_1X_1'X_2X_3'$ may therefore be deleted. From Table II a revised table (Table III) listing the nonessential mopi and their associated minterms may be constructed. An exhaustive examination of this table will show that the function

$$G = y_1X_2X_3' + (y_1 + y_2)X_1'X_3' + (y_1 + y_3)X_1X_2'X_3 \\ + (y_2 + y_3)X_1X_2X_3 + (y_2 + y_3)X_1X_2'X_3'$$

requires only 22 diodes and leads to a minimal two-level AND-OR representation of the given functions. The resulting network configuration is shown in Fig. 2.

Part II: We will now find the minimum OR-AND representation of the given functions. Although a multiple-output maxterm-type notation could be devised to aid us if desired, it is more convenient to find the simplest AND-OR representation of \mathfrak{F}' and construct the dual network for \mathfrak{F} . Complementing the given expression we have:

$$F_1' = G_1' = X_1X_2'X_3' + X_1X_2X_3 + X_1'X_2X_3 + X_1'X_2'X_3$$

$$F_2' = G_2' = X_1X_2X_3' + X_1X_2'X_3 + X_1'X_2X_3 + X_1'X_2'X_3$$

$$F_3' = G_4' = X_1X_2X_3' + X_1'X_2X_3 + X_1'X_2'X_3 + X_1'X_2X_3' \\ + X_1'X_2'X_3'.$$

The auxiliary functions are:

$$G_3' = F_1' \cap F_2' = X_1'X_2X_3 + X_1'X_2'X_3$$

$$G_5' = F_1' \cap F_3' = X_1'X_2'X_3 + X_1'X_2X_3$$

$$G_6' = F_2' \cap F_3' = X_1X_2X_3' + X_1'X_2X_3 + X_1'X_2'X_3$$

$$G_7' = F_1' \cap F_2' \cap F_3' = X_1'X_2X_3 + X_1'X_2'X_3.$$

The prime implicants of all the output functions and auxiliary functions are listed in Table IV (p. 484) along with their associated mopi. Tables V and VI are constructed as previously. Again, by exhaustive examination, the minimal expression is found to be:

$$G' = y_3X_1' + y_1X_2X_3 + y_1X_1X_2'X_3' + y_2X_2'X_3 \\ + (y_2 + y_3)X_1X_2X_3' + (y_1 + y_2)X_1'X_3.$$

Its dual network requires 20 diodes and is shown in Fig. 3.

V. INCOMPLETE TRUTH FUNCTIONS

We will now discuss the problem of simultaneously minimizing a set of incompletely specified single-output truth functions. Truth functions are incompletely specified when so-called "don't care" conditions exist. These "don't care" conditions occur either because some input are forbidden or because for some inputs the output is of no concern. That "don't cares" can be used to reduce the complexity of switching circuits is well known and will not be discussed again here.^{10,11}

It is assumed that we are given, to simplify, q Boolean expressions F_1, F_2, \dots, F_q , each of which is expressed as a sum of minterms, some of which are identifiable as "don't cares." Each individual expression F_i may or may not contain "don't cares." For example, one such expression might be

$$F_i = X_1'X_2X_3X_4' + X_1'X_2'X_3X_4 + Z_{1,1}X_1'X_2'X_3'X_4 \\ + Z_{1,0}X_1'X_2'X_3'X_4'.$$

We are justified in making this assumption since any problem statement which is neither incomplete nor contradictory may be restated in this manner. The Z 's are appended to the "don't care" minterms and may be assigned the value of either zero or one as is necessary to achieve the most desirable simplification. The other minterms are called *required minterms* and each corresponding multiple-output minterm *must always subsume at least one mopi appearing in any minimal expression*.

We now restate the Quine rules so that they may apply to the q incomplete truth functions.¹²

- 1) First assign each Z (one is associated with every "don't care" minterm) the value one. That this has been done is assumed throughout the remaining steps.
 - a) Identify the auxiliary functions G_m .
 - b) Find all the single-output prime implicants of all the functions G_m .¹³
 - c) Convert each of the above single-output prime implicants into mopi.
- 2) Prepare a prime implicant table. There will be one row for each mopi found in step 1-c above and there will be one column for each of the *required minterms*. Identify each row with a mopi and each column with a required multiple-output minterm.

¹⁰ M. Phister, Jr., "Logical Design of Digital Computers," John Wiley and Sons, Inc., New York, N. Y., pp. 97-106; 1958.

¹¹ S. H. Caldwell, "Switching Circuits and Logical Design," John Wiley and Sons, Inc., New York, N. Y., ch. 5; 1958.

¹² This procedure is analogous to a procedure which can be used to simplify single-output Boolean expressions containing don't cares. (Phister, *op. cit.*, p. 98).

¹³ If map methods are used to determine the prime implicants, the prime implicants of the functions F_i are found by conventional methods (the Z 's are assigned as necessary for this part). (Phister, *op. cit.*, pp. 102-105.) However, all the Z 's are still assigned the value one before the functions G_m are determined.

TABLE I
LIST OF PRIME IMPLICANTS FOR EXAMPLE 1

Prime Implicants	Corresponding Mopi
$F_1: x_2 x_3'$	$y_1 x_2 x_3'$
$x_1' x_3'$	$y_1 x_1' x_3'$
$x_1 x_2' x_3$	$y_1 x_2' x_3$
$F_2: x_2' x_3'$	$y_2 x_2' x_3'$
$x_1' x_3'$	$y_2 x_1' x_3'$
$x_1 x_2 x_3$	$y_2 x_1 x_2 x_3$
$F_3: x_1 x_3$	$y_3 x_1 x_3$
$x_1 x_2'$	$y_3 x_1 x_2'$
$G_3: x_1' x_3'$	$(y_1 + y_2) x_1' x_3'$
$G_5: x_1 x_2' x_3$	$(y_1 + y_3) x_1 x_2' x_3$
$G_6: x_1 x_2 x_3$	$(y_2 + y_3) x_1 x_2 x_3$
$x_1 x_2' x_3'$	$(y_2 + y_3) x_1 x_2' x_3'$
$G_7: ---$	$---$

TABLE III
REVISED TABLE OF PRIME IMPLICANTS FOR EXAMPLE 1

MOM MOPI										WEIGHT (DIODES REQUIRED)
	$y_1 x_2' x_3$	$y_1 x_1' x_2' x_3'$	$y_2 x_2' x_3'$	$y_2 x_1' x_2' x_3'$	$y_2 x_2' x_3'$	$y_2 x_1' x_2' x_3'$	$y_2 x_1' x_2' x_3'$	$y_3 x_1 x_2 x_3$	$y_3 x_1 x_2' x_3'$	
$y_1 x_1' x_3'$		✓								3
$y_1 x_1 x_2' x_3$	✓									4
$y_2 x_2' x_3'$			✓							3
$y_2 x_1' x_3'$						✓				3
$y_2 x_1 x_2 x_3$				✓						4
$y_3 x_1 x_3$								✓		3
$y_3 x_1 x_2'$									✓	3
$✓(y_1 + y_2) x_1' x_3'$		✓			✓	✓				4
$✓(y_1 + y_3) x_1 x_2' x_3$	✓								✓	5
$✓(y_2 + y_3) x_1 x_2 x_3$			✓				✓			5
$✓(y_2 + y_3) x_1 x_2' x_3'$			✓					✓		5

The check marks designate the nonessential mopi selected.
The circles denote the multiple-output minterms which subsume these mopi.

TABLE II
TABLE OF PRIME IMPLICANTS FOR EXAMPLE 1

MOM MOPI												
	$x_1' x_3'$	$x_2 x_3'$	$x_1' x_2' x_3'$	$x_1' x_2' x_3'$	$x_1' x_2' x_3'$	$x_1' x_2' x_3'$	$x_1' x_2' x_3'$	$x_1' x_2' x_3'$	$x_1' x_2' x_3'$	$x_1' x_2' x_3'$	$x_1' x_2' x_3'$	$x_1' x_2' x_3'$
$y_1 x_2 x_3'$	✓											
$y_1 x_1' x_3'$		✓										
$y_1 x_1 x_2' x_3$			✓									
$y_2 x_2' x_3'$				✓								
$y_2 x_1' x_3'$					✓							
$y_2 x_1 x_2 x_3$						✓						
$y_3 x_1 x_3$								✓				
$y_3 x_1 x_2'$									✓			
$(y_1 + y_2) x_1' x_3'$			✓	✓				✓	✓			
$(y_1 + y_3) x_1 x_2' x_3$		✓									✓	
$(y_2 + y_3) x_1 x_2 x_3$						✓				✓		
$(y_2 + y_3) x_1 x_2' x_3'$							✓					✓

Essential Mopi: $y_1 x_2 x_3'$




Fig. 2—Minimal AND/OR network representation for example 1, part 1.

TABLE IV
LIST OF PRIME IMPLICANTS FOR EXAMPLE 1, PART II

Prime Implicants	Corresponding Mopi
$\bar{F}_1: x_2 x_3$	$y_1 x_2 x_3$
$x_1' x_3$	$y_1 x_1' x_3$
$x_1 x_2' x_3'$	$y_1 x_1 x_2' x_3'$
$\bar{F}_2: x_2' x_3$	$y_2 x_2' x_3$
$x_1' x_3$	$y_2 x_1' x_3$
$x_1 x_2 x_3'$	$y_2 x_1 x_2 x_3'$
$\bar{F}_3: x_1'$	$y_3 x_1'$
$x_2 x_3'$	$y_3 x_2 x_3'$
$\bar{G}_3: x_1' x_3$	$(y_1 + y_2) x_1' x_3$
$\bar{G}_5: x_1' x_3$	$(y_1 + y_3) x_1' x_3$
$\bar{G}_6: x_1' x_3$	$(y_2 + y_3) x_1' x_3$
$x_1 x_2 x_3'$	$(y_2 + y_3) x_1 x_2 x_3'$
$\bar{G}_7: x_1' x_3$	$(y_1 + y_2 + y_3) x_1' x_3$

TABLE V
TABLE OF PRIME IMPLICANTS FOR EXAMPLE 1, PART II

MOM	MOPI															
	$y_1 x_2 x_3$	$y_1 x_1' x_3$	$y_1 x_1 x_2' x_3'$	$y_2 x_2' x_3$	$y_2 x_1' x_3$	$y_2 x_1 x_2 x_3'$	$y_3 x_1'$	$y_3 x_2 x_3'$	$(y_1 + y_2) x_1' x_3$	$(y_1 + y_3) x_1' x_3$	$(y_2 + y_3) x_1' x_3$	$(y_2 + y_3) x_1 x_2 x_3'$	$(y_1 + y_2 + y_3) x_1' x_3$			
$y_1 x_2 x_3$	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓			
$y_1 x_1' x_3$	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓			
$y_1 x_1 x_2' x_3'$	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓			
$y_2 x_2' x_3$	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓			
$y_2 x_1' x_3$	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓			
$y_2 x_1 x_2 x_3'$	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓			
$y_3 x_1'$	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓			
$y_3 x_2 x_3'$	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓			
$(y_1 + y_2) x_1' x_3$	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓			
$(y_1 + y_3) x_1' x_3$	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓			
$(y_2 + y_3) x_1' x_3$	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓			
$(y_2 + y_3) x_1 x_2 x_3'$	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓			
$(y_1 + y_2 + y_3) x_1' x_3$	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓			

Essential mopi: $y_1 x_2 x_3$, $y_2 x_2' x_3$, $y_3 x_1'$ and $y_1 x_1 x_2' x_3'$

TABLE VI
REVISED TABLE OF PRIME IMPLICANTS FOR EXAMPLE 1, PART II

MOM	MOPI	$y_1 x_1' x_3$	$y_2 x_1' x_3$	$y_2 x_1 x_2 x_3'$	$y_3 x_1 x_2 x_3'$	WEIGHT (DIODES REQUIRED)
		$y_1 x_1' x_3$	$y_2 x_1' x_3$	$y_2 x_1 x_2 x_3'$	$y_3 x_1 x_2 x_3'$	
	$y_1 x_1' x_3$	✓				3
	$y_2 x_1' x_3$		✓			3
	$y_2 x_1 x_2 x_3'$		✓	✓		4
	$y_3 x_1 x_2 x_3'$				✓	3
	$(y_1 + y_2) x_1' x_3$	✓	✓			4
	$(y_1 + y_3) x_1' x_3$	✓				4
	$(y_2 + y_3) x_1' x_2$			✓		4
	$(y_2 + y_3) x_1 x_2 x_3'$		✓	✓	✓	5
	$(y_1 + y_2 + y_3) x_1' x_3$	✓	✓			5

The check marks designate the nonessential mopi selected. The circles denote the multiple-output minterms which subsume the mopi.




Fig. 3—Dual network for example 1, part 2, minimal OR/AND configuration.

(If f_j is a required minterm for output i , then $y_i f_j$ is the corresponding required multiple-output minterm.) There will be one multiple-output minterm for each required minterm in each of the q given expressions. "Don't care" minterms never appear as column headings. Place a check mark at the junction of the i th row and j th column if the i th prime implicant is subsumed by the j th minterm.

- a) Delete any rows in which no check marks appear. (These prime implicants are subsumed only by "don't cares" and are unnecessary.)
 - b) Next, each column is examined.
 - i) If only one check mark appears in a column, the mopi corresponding to the row in which it appears is an *essential* mopi. Record all essential mopi.
 - ii) All rows corresponding to essential mopi and all columns corresponding to mom which subsume essential mopi should be deleted.
 - c) If there are two rows i_a and i_b so that for *each* check mark appearing in row i_a , there appears a check mark in the corresponding column of row i_b ,
 - i) If the mopi corresponding to row i_b is more desirable than the mopi corresponding to row i_a —perhaps it requires fewer diodes to implement—then row i_a can be deleted from the prime implicant table.
 - ii) If the mopi corresponding to row i_b is just as desirable as the mopi corresponding to row i_a —perhaps it requires the same number of diodes—then row i_a can be deleted from the prime implicant table *if all the minimal expressions are not required*.
 - d) If there are two columns j_a and j_b so that for *each* check mark appearing in column j_a there appears a check mark in the corresponding row of j_b , then column j_a may be deleted from the prime implicant table.
 - e) A revised prime implicant table can be constructed by omitting those rows and columns deleted in previous steps.
- 3) Examine the revised prime implicant table and select the simplest set of nonessential mopi which, when taken together, include at least one check mark in every column. The disjunction of these nonessential mopi with the essential mopi, found in step 2)-b), forms the simplest possible multiple-output minterm-type expression equivalent to the q given expression.

The prime implicant table constructed in step 2) displays the information we have obtained about each mopi and essential prime implicant in such a manner that certain relationships may readily be discerned. These relationships are in turn used to reduce the prime implicant table, thereby simplifying the exhaustive

search ultimately required by step 3). Even this search, however, can be accomplished systematically by using a technique described by Petrick.¹⁴

Since we do not initially know how to best assign the "don't cares," we first assign each Z associated with a "don't care" minterm the value one, and thereby consider all possible ways they can be used to form mopi in steps 1)-b) and 1)-c). Some of the resulting terms are not useful because they are subsumed only by "don't care" minterms. These are readily identified and eliminated in step 2)-a) since only required minterms are used as column headings.

Step 2)-b)-i) follows directly from the definition of an essential term. Since each essential term will appear in any minimal solution, all mom which subsume essential terms have been accounted for and their respective columns may be deleted from the prime implicant table in step 2)-b)-ii).

Step 2)-c)-i) is used to eliminate mopi which imply simpler mopi for every assignment of variables and auxiliary variables for which a required mom, not subsuming an essential mopi, has the value one. These may be eliminated because they will never appear in a minimal expression. Similarly step 2)-c)-ii) is used to eliminate mopi which imply equally simple mopi if all possible minimal expressions are not required. Finally, step 2)-d) is used to eliminate columns which imply other columns and thereby reduce the size of the prime implicant table.

This procedure will now be applied to a very simple example.

Example 2: We are given two incomplete single-output truth functions and we wish to find the simplest equivalent multiple-output expression. The functions are

$$F_1 = G_1 = X_1 X_2 X_3' + X_1' X_2' X_3' + Z_{1,3} X_1' X_2 X_3 + Z_{1,2} X_1' X_2 X_3'$$

$$F_2 = G_2 = X_1 X_2' X_3' + X_1' X_2 X_3' + Z_{2,1} X_1' X_2' X_3 + Z_{2,0} X_1' X_2' X_3'$$

We assign $Z_{1,3} = Z_{1,2} = Z_{2,1} = Z_{2,0} = 1$ and find G_3 which is:

$$G_3 = X_1' X_2 X_3' + X_1' X_2' X_3'$$

The prime implicants are listed in Table VII. Using this list and the required minterms $f_{1,0}$, $f_{1,6}$, $f_{2,4}$ and $f_{2,2}$, we can construct Prime Implicant Table VIII. Upon inspecting the rows we see there are no check marks in the rows corresponding to $y_1 X_1' X_2$ and $y_2 X_1' X_2'$, so these rows are deleted. We observe only one check mark in the columns corresponding to the required minterms $y_1 X_1 X_2 X_3'$ and $y_2 X_1 X_2' X_3'$, so $y_1 X_2 X_3'$ and $y_2 X_2' X_3'$ are essential mopi. These rows and columns are deleted

¹⁴ S. R. Petrick, "A Direct Determination of the Irredundant Forms of a Boolean Function From the Set of Prime Implicants," AF Cambridge Res. Center, Bedford, Mass., Tech. Rept. 110; April, 1956.

TABLE VII
LIST OF PRIME IMPLICANTS FOR EXAMPLE 2

Prime Implicants	Corresponding mopi
$F_1: X_2 X_3'$	$y_1 X_2 X_3'$
$X_1' X_3'$	$y_1 X_1' X_3'$
$X_1' X_2$	$y_1 X_1' X_2$
$F_2: X_2' X_3'$	$y_2 X_2' X_3'$
$X_1' X_3'$	$y_2 X_1' X_3'$
$X_1' X_2$	$y_2 X_1' X_2$
$G_3: X_1' X_3'$	$(y_1 + y_2) X_1' X_3'$

TABLE VIII
TABLE OF PRIME IMPLICANTS FOR EXAMPLE 2

MOPI	MOM	$y_1 X_2 X_3'$	$y_1 X_1' X_3'$	$y_2 X_2' X_3'$	$y_2 X_1' X_2$
		$y_1 X_2 X_3'$	$y_1 X_1' X_3'$	$y_2 X_2' X_3'$	$y_2 X_1' X_2$
$-y_1 - X_2 - X_3'$		✓			
$y_1 X_1' X_3'$			✓		
$=y_1: X_1': X_2=$					
$-y_2 - X_2' - X_3'$				✓	
$y_2 X_1' X_3'$					✓
$=y_2: X_1': X_2'$					
$(y_1 + y_2) X_1' X_3'$			✓		✓

Essential Terms: $y_1x_2x_3'$ and $y_2x_2'x_3'$.

and a Revised Prime Implicant Table IX is constructed. From this it can be seen that

$$G = (y_1 + y_2)X_1'X_3' + y_1X_2X_3' + y_2X_2'X_3'$$

can be constructed using both a minimum number of diodes and gates.

The multiple-output prime implicant defined in this paper is a generalization of the single-output prime implicant for completely specified multiple-output functions. Incompletely specified truth functions are accommodated by the generalization of an artifice previously described by Phister. Because of the manner in which "don't cares" are handled in this particular procedure when dealing with an incompletely specified truth function, many of the terms found in step 1)-c) are not use-

TABLE IX
REVISED TABLE OF PRIME IMPLICANTS FOR EXAMPLE 2

MOPI	MOM	$y_1 X_2 X_3'$	$y_2 X_2' X_3'$	WEIGHT (DIODES REQUIRED)
		$y_1 X_2 X_3'$	$y_2 X_2' X_3'$	
	$y_1 X_1' X_3'$	✓		3
	$y_2 X_1' X_3'$		✓	3
	$✓ (y_1 + y_2) X_1' X_3'$	⊙	⊙	4

The check marks designate the nonessential mopi selected. The circles denote the multiple-output minterms which subsume this mopi.

ful and will be eliminated during subsequent steps. Although for convenience these terms will still be referred to as mopi, the reader is reminded that a complete general multiple-output prime implicant has not been defined here, nor is such a concept necessary. McNaughton and Mitchell¹⁵ have, however, previously described the *r*th-order prime implicant which is an extension of the prime implicant concept for incompletely specified multiple-output networks in which the unspecified cases ("don't cares") are the same for all outputs. In addition, they describe a procedure for identifying these *r*th order prime implicants and make use of them in a minimization procedure. While the algorithm described here differs significantly from their procedure, the essential terms and the mopi remaining after step 2)-c) do correspond to their *r*th-order prime implicants. They also discuss what they consider to be an appropriate definition of prime implicant when the unspecified cases for the various outputs are not necessarily the same but do not describe a procedure for identifying such prime implicants or make further use of them. The essential terms and the mopi remaining after step 2)-c) also satisfy this definition.

The generalized Quine rules as stated here can be used to simplify both single- and multiple-output Boolean expressions with and without redundancies since, as previously stated, for the purpose of this discussion, single-output expressions are considered to be special cases of multiple-output expressions. It is believed that these modified Quine rules may serve as a basis for a computer program and that some existing programs based on the Quine rules may easily be modified to apply to the simplification of multiple-output networks.

¹⁵ R. McNaughton and B. Mitchell, "The minimality of rectifier networks with multiple outputs incompletely specified," *J. Franklin Inst.* vol. 264, pp. 457-480; December, 1957.

Uniqueness of Weighted Code Representations*

G. P. WEEG†, MEMBER, IRE

Summary—Decimal computers ordinarily use a binary-coded decimal representation. One class of binary-coded decimal digits is the so-called four-bit weighted code representation with weights $w_1 w_2 w_3 w_4$. Each w_i is a nonzero integer in the range $-9 \leq w_i \leq 9$, and the set of weights must have the property that every decimal digit can be represented by the sum

$$\sum_{i=1}^4 b_i w_i,$$

with the b_i being 0 or 1.

For some weighted codes the weights are such that some digits can be represented by more than one sum of the specified form. For example, the 7421 weighted code has the property that 7 may be represented either as 1000 or as 0111.

This paper produces a necessary and sufficient condition on the weights of a weighted code for the unique representation of each digit by a sum of the specified form. Further, all possible sets of weights are displayed.

INTRODUCTION

BINARY-coded decimal digits are used in many decimal computers, with some using so-called weighted codes. Both Caldwell¹ and Richards² discuss weighted codes, with the latter producing a table including seventeen four-bit weighted codes with positive weights. Richards does not state that these constitute all possible positive weighted four-bit codes, but that such is the case is proved in the present paper.

A four-bit weighted code with weights $w_1 w_2 w_3 w_4$ where w_i is a nonzero integer in the range $-9 \leq w_i \leq 9$ ($i=1, 2, 3, 4$) is a set of ten four-bit numbers of the form $b_1 b_2 b_3 b_4$, such that if n is any integer in the range $-9 \leq n \leq 9$, then

$$n = \sum_{i=1}^4 b_i w_i \quad (1)$$

for some combination of the b_i , with each b_i either 0 or 1. By definition each four-bit weighted code represents each of the integers from 0 through 9 uniquely.

It is the case, however, for certain sets of weights, that some integers n (where here and hereafter n is in the range $0 \leq n \leq 9$) can be represented by more than one four-bit number. Thus, for example, using the set of weights 8421, there is but one representation of each integer n as a four-bit number. But if one uses the set of weights 3321, one sees that the integer 3 can be represented 1000, 0100, or 0011.

This paper is concerned primarily with determining

which sets of weights can be used to represent all the integers n uniquely in the form (1).

THE RANGE OF THE WEIGHTS

Some results concerning the size and sign of the weights are easily obtained.

Lemma 1: In a four-bit weighted code with all positive weights $w_1 w_2 w_3 w_4$, at most one weight can exceed 4.

Proof: If more than one weight exceeds 4, then at most two weights, say w_{i_1} and w_{i_2} , where these are some two of the weights $w_1 w_2 w_3 w_4$, are less than or equal to 4. But then the digits 1, 2, 3 and 4 must be represented by linear combinations of w_{i_1} and w_{i_2} with coefficients 0 or 1. But at most, three nonzero combinations of w_{i_1} and w_{i_2} exist. Hence, no more than one weight can exceed 4.

Lemma 2: At most two weights in a four-digit weighted code with weights $w_1 w_2 w_3 w_4$ can be negative.

Proof: If more than two weights are negative, then suppose that w_{i_1} , w_{i_2} , and w_{i_3} are negative. Hence, the number of non-negative combinations of the four weights is at most 9. But ten non-negative integers must be represented, which is impossible with only at most 9 combinations available. Hence, at most, two weights can be negative.

Lemma 3: The only four-digit weighted codes with all positive weights are those listed by Richards.³

Proof: The proof⁴ is straightforward and will only be described here. Every positive weighted code must have 1 as one weight. A second weight must be 1 or 2. A third weight must be 1, 2, 3, or 4. Finally the last weight must be one of 2, 3, \dots , 9. The sum of all the four weights must be at least 9. Hence, one can produce the diagram of Fig. 1.

Those codes in the display of Fig. 1, checked to indicate that they are weighted codes, are:

1125*	1224*	1236*	1246*
1134*	1225*	1237*	1247*
1135*	1226*	1242	1248*
1136*	1233*	1243	
1143	1234*	1244*	
1215	1235*	1245*	

Eliminating duplications leaves exactly the seventeen four-digit codes Richards listed,⁵ which are marked here by asterisks.

* Received by the PGEC, March 5, 1960; revised manuscript received, July 15, 1960.

† Computer Lab., Michigan State University, East Lansing, Mich.

¹ S. H. Caldwell, "Switching Circuits and Logical Design," John Wiley and Sons, Inc., New York, N. Y.; 1958.

² R. K. Richards, "Arithmetic Operations in Digital Computers," Van Nostrand Co., Inc., New York, N. Y.; 1955.

³ *Ibid.*, p. 178.

⁴ The author is indebted to R. R. Brown and B. H. Barnes for this lemma and its proof.

⁵ Richards, *op. cit.*, p. 178.




Fig. 1.

UNIQUENESS OF REPRESENTATION

Lemma 4: The only four-bit weighted code with all positive weights which represents the digits 0 through 9 uniquely is the 8421 code.

Proof: Any positive weighted code must have 1 for one weight. The second weight is 1 or 2, and to be unique, must be 2. The third digit can then be 1, 2, 3, or 4, but for uniqueness, the third digit must be 4. Finally, the fourth digit can be 2 through 8. However, 2 through 7 can be represented by combinations of 1, 2, 4. Hence, the only four-digit weighted code with positive weights which represents each digit 0 through 9 uniquely is 8, 4, 2, 1.

In a four-bit weighted code with weights $w_1 w_2 w_3 w_4$, which are not necessarily all positive, if some integer n has two representations, say

$$n = \sum_{i=1}^4 b_i w_i = \sum_{i=1}^4 \bar{b}_i w_i, \quad (2)$$

where b_i and \bar{b}_i are 0 or 1, for $i=1, 2, 3, 4$, then there exists a set of coefficients $\beta_1, \beta_2, \beta_3, \beta_4$, where each β_i is 0, 1, or -1 , such that

$$\sum_{i=1}^4 \beta_i w_i = 0. \quad (3)$$

In fact, $\beta_i = b_i - \bar{b}_i$, and since b_i and \bar{b}_i are each 0 or 1, then β_i is 0, 1, or -1 .

The following question then suggests itself: Can (3) be true for a set of weights $w_1 w_2 w_3 w_4$, and, at the same time, can each integer n be represented uniquely by a sum of the form (1)? For example, might it be possible that two representations (using the set of weights $w_1 w_2 w_3 w_4$) of an integer greater than 9 exist, causing (3) to be true, while at the same time each integer 0 through 9 is uniquely represented by sums of the form (1)? The answer is that if (3) is true for a set of weights $w_1 w_2 w_3 w_4$, then some integer n can be represented in more than one way by a sum of the form (1).

Theorem 1: All the integers n in the range $0 \leq n \leq 9$ are represented uniquely by sums of the form (1) if and

only if

$$\sum_{i=1}^4 \beta_i w_i \neq 0$$

for any set of coefficients $\beta_1, \beta_2, \beta_3, \beta_4$ chosen from the set 0, 1, -1 , except for all $\beta_i = 0$.

Proof: Suppose some integer n is not represented uniquely by a sum of the form (1). Then for that n there are coefficients b_i and \bar{b}_i ($i=1, 2, 3, 4$), such that (2) and hence (3) are true. Hence, if

$$\sum_{i=1}^4 \beta_i w_i \neq 0,$$

except for all $\beta_i = 0$, it follows that each integer n is represented uniquely by a sum of the form (1).

On the other hand, suppose each integer n is represented uniquely by a sum of the form (1). If the set of weights $w_1 w_2 w_3 w_4$ is such that all w_i are positive, then the set is 8421 by Lemma 4 (or some permutation of it). But as can be verified, no sum of the form

$$8\beta_1 + 4\beta_2 + 2\beta_3 + \beta_4 \quad (4)$$

vanishes, for the β_i chosen from the set 0, 1, -1 , other than for all $\beta_i = 0$.

If some of the weights in the set $w_1 w_2 w_3 w_4$ are negative, we will show that if each integer is represented uniquely by a sum of the form (1), then

$$\sum_{i=1}^4 \beta_i w_i \neq 0$$

except for all $\beta_i = 0$. To do so we will consider the values of the coefficients $\beta_1, \beta_2, \beta_3, \beta_4$, assuming that

$$\sum_{i=1}^4 \beta_i w_i = 0$$

for some set of β_i not all of which are zero.

a) Suppose that all of the β_i are non-negative. Then the integer 0 has two representations, namely as

$$\sum_{i=1}^4 0 \cdot w_i \quad \text{and as} \quad \sum_{i=1}^4 \beta_i \cdot w_i,$$

contrary to hypothesis.

b) Suppose that exactly one coefficient is negative. This is not an essential restriction to suppose that $\beta_1 = -1$. Then,

$$w_1 = \beta_2 w_2 + \beta_3 w_3 + \beta_4 w_4. \quad (5)$$

If $w_1 > 0$, then the integer w_1 has two representations, contrary to hypothesis. If $w_1 < 0$, then by Lemma 2, exactly one of the weights w_2, w_3, w_4 , must be negative. Again, suppose that $w_2 < 0$. Then if neither β_3 nor β_4 are zero, we have

$$w_1 = w_2 + w_3 + w_4, \quad (6)$$

so that the sum of w_2 and any other weight w_i is negative. Hence, the only possible positive combinations of w_1, w_2, w_3 , and w_4 are those of w_1, w_3 , and w_4 . But the fewer than six combinations of w_1, w_2, w_3 , and w_4 a

sitive. Hence, if exactly one coefficient is negative and none of the other coefficients vanish, then $w_1 w_2 w_3$ are not the weights of a four-bit weighted code.

Suppose next, then, that w_1 and w_2 are still negative and one of β_3 and β_4 is zero, say $\beta_4=0$. Then,

$$w_1 = w_2 + w_3, \quad (7)$$

and $w_1, w_2, w_1+w_2, w_2+w_3$, and $w_1+w_2+w_3$ are all negative. This leaves only eleven possible non-negative combinations of the w_i . But from (7)

$$w_1 + w_4 = w_2 + w_3 + w_4, \quad (8)$$

that, at most, ten of these combinations are distinct. Finally, $w_1+w_4 \leq 9$, since $w_1 < 0$ and $w_4 \leq 9$. Hence, if $0 \leq w_1+w_4 \leq 9$, then there is a nonunique representation for the integer w_1+w_4 , that given by (8). If $w_1+w_4 < 0$, then there are only, at most, nine non-negative combinations of the w_i , while ten such combinations are needed for the set w_1, w_2, w_3, w_4 to be the weights of a weighted code. Thus, if $\beta_1 < 0$ and $\beta_4=0$, while $\beta_2=\beta_3=1$, then either $w_1 w_2 w_3 w_4$ are the weights of a nonunique four-bit weighted code, or else $w_1 w_2 w_3 w_4$ are not the weights of a four-bit weighted code.

For the last part of this argument, suppose that w_1 and w_2 are still negative, while $\beta_3=\beta_4=0$. Then,

$$w_1 = w_2. \quad (9)$$

Since $w_1+w_3=w_2+w_3$ and $w_1+w_4=w_2+w_4$, then if any of these four sums are not negative there is some integer represented by two sums of the form (1). Hence, $w_1, w_2, w_1+w_2, w_1+w_3, w_2+w_3, w_1+w_4$ and w_2+w_4 , are all negative, so that there are not ten non-negative combinations of the form (1). Therefore, if $\beta_3=\beta_4=0$, $w_1 w_2 w_3 w_4$ are not the weights of a four-bit weighted code.

We can conclude then, that if precisely one coefficient is negative and

$$\sum_{i=1}^4 \beta_i w_i = 0,$$

then either $w_1 w_2 w_3 w_4$ are not the weights of a four-bit weighted code, or else the hypothesis of uniqueness is violated.

c) Next, suppose that exactly two coefficients, say β_1 and β_2 are negative. Then,

$$w_1 + w_2 = \beta_3 w_3 + \beta_4 w_4. \quad (10)$$

If $w_1+w_2 > 9$, then all four weights are positive, and this case has already been disposed of. If $0 \leq w_1+w_2 \leq 9$, then there is a nonunique representation for the integer w_1+w_2 , contrary to hypothesis. If $w_1+w_2 < 0$, $w_1+w_2 \leq \beta_3 w_3 + \beta_4 w_4$. Suppose that w_1 and w_3 are negative. Then $\beta_3=1$, so that

$$w_1 + w_2 = w_3 + \beta_4 w_4. \quad (11)$$

If $\beta_4=1$, then $w_1+w_2=w_3+w_4$, so that $w_1, w_3, w_1+w_2, w_1+w_2+w_3, w_3+w_4$, and $w_1+w_3+w_4$ are all negative. But this leaves only nine non-negative combinations of the form (1) whereas ten are required. Hence $w_1 w_2 w_3 w_4$ in this case are not the weights of a

four-bit weighted code. If $\beta_4=0$, then $w_1+w_2=w_3$. Since then $w_1+w_2+w_4=w_3+w_4$, it must be the case that $w_3+w_4 < 0$ (for otherwise there is a nonunique representation for the integer w_3+w_4). Hence, $w_1, w_1+w_2, w_3, w_1+w_2+w_3, w_3+w_4, w_1+w_2+w_4$ and w_1+w_3 , are all negative so that $w_1 w_2 w_3 w_4$ are not the weights of a four-bit weighted code.

Thus, if exactly two coefficients among the β_i are negative, then either $w_1 w_2 w_3 w_4$ are not the weights of a four-bit weighted code, or else the uniqueness hypothesis is violated.

d) If three or four of the β_i are negative, the argument is similar to that in parts a) and b). This completes the proof of Theorem 1.

Using this theorem, we shall proceed to determine the four-bit weighted codes which have the property that each digit n is represented uniquely by sums of the form (1). We first determine the set of all four-bit weighted codes in the next section.

A COMPLETE LIST OF ALL FOUR-BIT WEIGHTED CODES

Since by Lemma 2 a weighted code can have at most two negative weights, one can determine all of the weighted codes by examining all $9 \cdot 9 \cdot 18 \cdot 18 = 4 \cdot 9^4$ combinations $w_1 w_2 w_3 w_4$, where $0 < w_i \leq 9$, $i=1, 2$ and $-9 \leq w_j \leq 9$ for $j=3, 4$ with $w_j \neq 0$. However, the number of such combinations can be reduced by $2 \cdot 9^4$ by observing that there are $9 \cdot 9 \cdot 9 \cdot 9$ combinations with the first three weights positive and the last weight negative, and that there are $9 \cdot 9 \cdot 9 \cdot 9$ combinations with the first two weights positive and the last two negative. Hence, a total of $2 \cdot 9^4$ combinations of weights $w_1 w_2 w_3 w_4$ need to be examined in order to determine all weighted codes with one or two negative weights.

A program for the MISTIC computer was written by John Barth to determine these weighted codes. The program was designed to generate all $2 \cdot 9^4$ combinations of $w_1 w_2 w_3 w_4$ with the first two weights positive and the last two negative, and with the first three weights positive and the last one negative. Then all sixteen combinations of $w_1 w_2 w_3 w_4$, in each case, were formed. If the digits 0 through 9 were then included in the sixteen combinations, that set of weights was output as the weights of a weighted code.

The following list is the set of all four-bit weighted codes so obtained with one or two negative weights. Those with all positive weights are found in Lemma 3. Those followed by the symbol & are such as to represent each integer n uniquely by a sum of the form (1):

861-4&	852-4&	843-6&	843-2&	842-5&
842-3&	842-1&	841-6&	841-2&	832-4&
821-4&	763-5&	753-6&	751-4	751-3
742-1	741-2	732-1	731-2	721-4
721-3	654-3	653-7&	653-4	652-4
651-3	643-5	643-2	642-3	642-1
641-2	632-4	632-2	632-1	631-2
631-1	622-1	621-4	621-3	621-2
543-6	543-3	543-2	542-3	542-1
541-2	532-1	531-2	531-1	522-1
443-2	442-1	441-2	432-1	—
18-2-4&	27-1-3	27-1-4	28-1-4&	36-1-1
36-1-2	37-1-2	38-2-4&	45-1-2	46-1-2
47-1-2	48-1-2	48-2-3&	57-1-3	58-2-4&
68-1-4&	78-2-4&			

Analog Representation of Poisson's Equation in Two Dimensions*

R. J. MARTIN†, N. A. MASNARI†, AND J. E. ROWE†

Summary—A new analog device, called a Poisson cell, has been developed which aids in obtaining solutions to either Laplace's equation or Poisson's equation. The cell may be used to simulate such potentials as electric potential, magnetic potential, gravitational potential, and the velocity potential of irrotational flow; it has applications in the fields of hydrodynamics, heat conduction, and aerodynamics.

The cell is a solid volume-conducting medium made from a homogeneous mixture of hydrostone and graphite. Electrode configurations may be painted on the surface with conducting paint or imbedded directly in the structure. In the case of Poisson's equation, where $\nabla^2\phi(x, y) = f(x, y)$, the function $f(x, y)$ is simulated by injecting currents into the underside of the cell.

The application of the Poisson cell to numerous problems and in particular to problems in electron flow is discussed in detail, along with the incorporation of the cell into either an analog computer system or a combined analog-digital computer system.

INTRODUCTION

IN THE FIELDS of mathematics, engineering and physics, a great many physical problems arise involving the solution of both Laplace's equation and Poisson's equation in two independent variables. Poisson's equation, in particular, is involved in the study of space-charge control tubes and in the design of electron injection systems for microwave electron devices.

In general these problems can be solved by formal methods only for a restricted class of regular geometries and types of boundary conditions. Analog techniques, such as the electrolytic tank, the resistance board and the rubber membrane, have been developed to handle the more complicated problems. Also the use of complex numerical methods on high-speed digital computers has permitted the solution of previously insoluble problems involving Laplace's equation. When problems involving Poisson's equation are encountered, however, these analog methods are inadequate and the analytical and digital methods become extremely cumbersome. The digital computer methods usually offer high accuracy but a great deal of computation time is needed when a problem involving a wide variety of boundary conditions is encountered. Several important references to the above other methods used in solving the Laplace and Poisson equations are given below.¹⁻⁶

An analog device, called a Poisson cell,⁷ has been developed which permits the solution of Poisson's equation where the density of sources and sinks varies in two dimensions in either rectangular or cylindrical coordinates. The Poisson cell is a solid volume-conducting medium which may be used in conjunction with an analog computer or an analog-digital combination. The geometrical boundaries are established in the cell by either imbedding electrodes in the cell or painting them on the surface with conducting paint. The desired field pattern is then set up by applying the proper potentials to the electrodes. The cell is essentially a two-dimensional nonlinear function generator in which the voltage of the analog becomes the analog of the potential, ϕ , of Poisson's equation. The volume-conducting material is shaped in the proper form for simulating either rectangular, polar or cylindrical geometries. In the application of the cell the potential of Poisson's equation is separated into two parts such that one component is due to the boundary potentials and the other component is due to the distribution of sources or sinks in the cell.

In order to simulate a distribution of sources and sinks for Poisson's equation, a matrix of dots is applied to the underside of the cell, and current is injected through these sources so that regions of uniform current density are produced in the cell which simulate regions of uniform source or sink distribution in the actual device being simulated. In this manner a continuous density distribution is represented in the Poisson cell by a discontinuous staircase density distribution of currents. Potentials or gradients are then measured by moving probes over the surface of the cell. DC potentials are used throughout the system, thus making it particularly advantageous for use with an analog computer.

The Poisson cell is used to solve boundary value and initial condition problems in compressible laminar fluid flow. The cell allows variation of the density

* Received by the PGEC, March 5, 1960. This work was supported by the U. S. Signal Corps Engineering Labs. under contract DA 36-039 SC-78260.

† Electron Physics Lab., Dept. of Elec. Engrg., University of Michigan, Ann Arbor, Mich.

¹ G. Goudet and R. Musson-Genon, "A study of electron beams with the electrolytic tank taking account of space charge," *J. Phys. Radium*, vol. 6, pp. 175-195; July, 1945.

² P. A. Einstein, "Factors limiting the accuracy of the electrolytic plotting tank," *Brit. J. Appl. Phys.*, vol. 2, pp. 49-55; February, 1951.

³ G. A. Alma, G. Diemer, and H. Groendijk, "A rubber-membrane model for tracing electron paths in space charge fields," *Philips Tech. Rev.*, vol. 14, pp. 336-344; May, 1953.

⁴ D. L. Hollway, "The determination of electron trajectories in the presence of space charge," *Australian J. Phys.*, vol. 8, pp. 74-81; March, 1955.

⁵ W. J. Karplus, "Analog Simulation," McGraw-Hill Book Co., New York, N. Y.; 1958.

⁶ G. R. Brewer and T. Van Duzer, "Space-charge simulation in the electrolytic tank," *J. Appl. Phys.*, vol. 30, pp. 291-301; March, 1959.

⁷ J. E. Rowe and R. J. Martin, "An electron-trajectory calculator and its component Poisson cell," *Proc. IEE*, vol. 105, pt. B (supplement), pp. 1024-1032; 1958.

sources in two dimensions in any geometry. It can be most advantageously applied to design problems where one is interested in determining boundary conditions to obtain a desired condition of fluid flow. For such a problem, the engineer can quickly obtain an intuitive feel for the manner in which the fluid flow is affected by the changing of various boundaries and initial conditions.

APPLICATIONS OF THE POISSON CELL

In the past, most field simulating work has been carried out using an electrolytic tank or a rubber-membrane analog. The membrane method is very limited and the tank has several disadvantages, one being the necessity of using ac voltages to avoid polarization effects. The use of ac introduces errors due to stray voltage pickup. The variation of electrolyte conductivity with time and the meniscus effect of water are other serious problems in the tank. These obstacles do not exist with a solid volume-conducting medium.

The Poisson cell is a homogeneous mixture of hydrostone and graphite in which the hydrostone serves as a matrix with the graphite particles forming volume-conducting paths throughout the structure. The resistivity is determined by the amount of graphite, while the linearity is inversely proportional to the resistivity. For plates with resistivities in the vicinity of 10 kΩ per square, uniformities of better than one per cent can easily be obtained.

As pointed out in the previous section, the plates can be made in any shape including rectangular (x, y), wedge (r, z) and polar (r, θ) geometries. The wedge is used to simulate an angular section of a cylindrical geometry in which the source free dc potential distribution must be logarithmic with radius. The cell can be used to simulate either Laplace's $\nabla^2\phi(x, y) = 0$ or Poisson's equation $\nabla^2\phi(x, y) = f(x, y)$, where ϕ could be any one of several types of potentials and $f(x, y)$ is a density function. The potentials which can be simulated include 1) electric potential, 2) magnetic potential, 3) gravitational potential, 4) velocity potential of irrotational motion of an incompressible fluid as used in hydrodynamics and aerodynamics, and 5) temperature in a homogeneous solid.

The most interesting problem is encountered when the regions being studied contain sources. This requires the solution of Poisson's equation where $f(x, y)$ is the density of sources. In the case of the electric potential $\phi(x, y)$ becomes $\rho(x, y)$, which is the space-charge density and can be either positive or negative. The quantity $\rho(x, y)$ creates a distortion in the field produced by the geometrical boundary potentials and is simulated in the cell by injecting currents into dots painted on the underside of the plate. Each dot is connected through a 1-megohm resistor to a power supply and current is either injected (source) or withdrawn (sink) through the dot; thus the field on the top of the cell is correspondingly distorted. At all points where sources exist, Poisson's

equation must be satisfied; while in regions free of these sources, Laplace's equation still holds.

In the above applications the cell was used to study potential problems of a very general type. It can also be used as a nonlinear function generator by simply painting the desired function on the surface of the cell with conducting paint. The function may also be distorted or changed in a prescribed manner by injecting current into the underside of the cell. The magnitude of current injected may be related to a third variable of the system.

APPLICATION TO ELECTRON FLOW PROBLEMS

In this laboratory the Poisson cell has been applied to the determination of electron beam trajectories in both crossed electric and magnetic fields and in axially symmetric systems where the magnetic field is along the direction of primary electron flow. These, of course, are problems involving the solution of Poisson's equation. These trajectories are at present being studied with the conditions of steady-state electrode potentials and uniform magnetic fields. The assumptions that must apply are: no crossing of trajectory paths and no collisions between electrons. The results desired are the electron stream trajectories and the magnitudes of space-charge-limited current flow for a given electrode configuration.

The complete setup required to determine electron trajectories consists of a Poisson cell, an analog computer, two X-Y plotters and a current source panel. The flow diagram is shown in Fig. 1.

The Poisson cell is constructed to simulate the particular tube geometry to be studied. The currents injected into the cell to simulate space charge are fed from the connections to the current sources panel as shown in Fig. 2. The Poisson cell is placed upon the plotting surface of a converted X-Y plotter. The pen




Fig. 1—Flow diagram illustrating interconnections between various components.




Fig. 2—Circuit used to inject current into the Poisson cell to simulate space charge.

carriage of this plotter has been replaced by a probe mechanism that is moved over the Poisson cell surface by varying the X and Y input voltages to the plotter.

The probe mechanism shown in Fig. 3 consists of a five-point probe assembly that will permit the measurement of potential and potential gradient that is to be continuously taken from the Poisson cell. As seen in Fig. 4, V_5 measures the Poisson cell potential. For the five-probe system, the gradients are determined approximately in the following manner.

$$-\frac{dV}{dx} = \frac{V_3 - V_1}{2l} \quad (1)$$

and

$$-\frac{dV}{dy} = \frac{V_4 - V_2}{2l} \quad (2)$$

The space-charge density, as a function of x and y , can also be approximately determined in the following manner.

$$\begin{aligned} \nabla^2 V &= \frac{\partial^2 V}{\partial x^2} + \frac{\partial^2 V}{\partial y^2} \\ &= -\frac{\rho}{\epsilon} \approx \frac{1}{l^2} (V_1 + V_2 + V_3 + V_4 - 4V_5). \quad (3) \end{aligned}$$

Thus the space charge being simulated at any point can be determined by the knowledge of the five potentials. When there is no space charge a four-point probe system may be used. The potential and potential gradients read from the Poisson cell are then fed to the analog computer by means of unloading amplifiers. This was necessitated because the small areas of contact of each probe upon the surface of the Poisson cell produce a high contact resistance. The unloading amplifier allows the proper voltage to be fed into the computer while bypassing all noise signals.

An analog computer is used to solve the ballistic equations for determining the electron trajectories. Fig. 5 shows the computer diagram of the problem for the four-probe system. The second X - Y plotter is used to record the trajectories of the electron stream. From these plots the space-charge distribution of the particular tube geometry is determined. This distribution is then set into the Poisson cell by adjustments of the current sources. The human element is used here because it was determined that automatic means would be too expensive to install initially. However, several automatic methods are possible and one of them is discussed later. The current injection system, plotter and the Poisson cell are all shown in Fig. 6.

The Poisson cell and computer together form a closed loop system; *i.e.*, gradients measured by the probes on the cell are continuously fed to the computer, where the electron ballistic equations are solved and the probe position is determined. In this manner the probe moves over the cell as an analog of a specific electron in the




Fig. 3—Probe-carriage assembly.




Fig. 4—Five-probe method of measuring potential and potential gradients.

actual tube and measures the field that such an electron would find there.

To solve a specific electron beam problem with only boundary and initial conditions given, a self-consistent method is utilized that rapidly converges to the desired solution. The electron trajectories are first found for the space-charge-free case; then the space-charge distribution is determined from the complete series of trajectories. This distribution is set into the Poisson cell and the trajectories are repeated. Such a procedure is continued until the space-charge distribution converges to a consistent distribution, *i.e.*, two repeated determinations of $\rho(x, y)$ are identical.

Space charge is simulated in the Poisson cell in discrete segments by injecting currents in proportion to the space-charge density and area elements. Each current is supplied from the current source panel through separate high-impedance circuits. With such high impedance sources, the loading effect of one upon another is generally negligible.




Fig. 5—Diagram illustrating the solution of the ballistic equations, which are: $b_y P^2 y = C_1 \Delta V_y - C_2 Z$ and $b_z P^2 z = C_1 \Delta V_z + C_2 Y$. (Four probe system.)




Fig. 6—Poisson cell, plotter and current injection system.

The accuracy of the Poisson cell is basically determined by the size of the area elements of the space-charge representation. A continuous space-charge distribution in the actual tube is represented by a discontinuous staircase distribution in the Poisson cell. Thus regions in which the space-charge is abruptly changing require smaller area elements in the analog to obtain a given accuracy of representation. The proper design consideration is to use area elements in the Poisson cell of such a size as to give errors in the space-charge dis-

tribution of the same order as the uniformity of resistivity of the cell, which is approximately two per cent. In general, the size of the cell and the smallness of the space-charge area elements are limited by the number of current sources available. In our installation, each of the available 1584 current sources represents an area of approximately 10^{-4} square inches in the actual tube.

Another error which arises is that in the probe pick-up system. Though gradients of the potential are desired, the probe system gives differentials of the potential. This error is larger in regions where space charge is large.

In the process of obtaining trajectories, the errors derived during the initial part of the run are the most important since they accumulate as the run proceeds. The two major sources of error are due to the probe pick-up mechanism. First, as mentioned above, the probe is reading the differential of the potential and not the true gradient. This error can accumulate throughout the run. It must be noted that this error is a function of position of the probe and thus cannot be reduced by time scaling. It may be reduced only by decreasing the size of the probe. The second source of error is sticking of the probes. This effect can be minimized by proper design of the probe holder. During a run, these probes tend to bounce and friction in the probe holder tends to prevent them from immediately returning to the plate and making contact with it. The best way to minimize this second error is to keep the probe carriage and probes as clean as possible and to adjust the $X-Y$ plotter servos so that the probe carriage "jitters" slightly. In general, if the probe carriage is sticking, it can be easily determined during a run by observing the error circuit output in the computer. The error checking circuit continuously compares the kinetic energy of the particle with its potential energy along the trajectory. This error circuit is illustrated in Fig. 7.

The use of unloading amplifiers between the probe pick-ups and the computer does not appear to give appreciable error as long as trajectories are run slowly enough to be unaffected by the time constant of the unloading amplifiers. The accuracy of adjustment of the unloading amplifiers to obtain the unloading condition is quite critical. Noise in the pick-up system is bypassed and is negligible. The computer time for each trajectory is approximately 30 seconds and thus drift error in the computer is negligible. Generally, the error indicated by the energy balance equation after a trajectory is of the order of three per cent. Repeatability of an electron trajectory is good and the cumulative error in the error circuit is also reproducible. This indicates that the major error is caused by the method of measuring gradients.

Aside from simulating static magnetic and electric fields, the Poisson cell can be applied to study most problems involving electron flow. It can be used in studies of electron beam or electron microscope focusing if the requirement of laminar flow is approximately




Fig. 7—Error circuit where ϵ is the error in the energy equation $-\dot{Y}^2 - \dot{Z}^2 + C_3 V_s = \epsilon$.

met. In such cases, two Poisson cells or more would be operated in parallel. One of the cells would be made to represent the electric field of the problem in question, while the other cells would give a representation of the magnetic flux vector. A separate cell would be necessary to represent each component of the flux vector [*i.e.*, $B_x(x, y, \dots)$, $B_y(x, y, \dots)$, \dots]. All of these separate components would then be fed into an analog computer, where the ballistic equations would be solved.

Another interesting field of study would be that of transit time effects upon an electron beam. Time-varying potentials would be applied to the electrodes to simulate ac electric fields. However, because it would be difficult to obtain a time-changing space-charge distribution, such an application would necessarily be limited to the small-signal case (*i.e.*, $\rho_{d-c} \gg \rho_{a-c}$).

ANALOG-DIGITAL AUTOMATIC SYSTEM

It was mentioned in previous sections that sources are represented by the injection of currents into the dots on the bottom of the cell. Regardless of the type of potential being considered, problems concerned with Poisson's equation are all similarly solved. Thus the method discussed below for a special case can be easily adapted to any of the other possible problems.

Laminar electron flow in a tube will be investigated and the method of solving Poisson's equation illustrated. In the discussion to follow, the subscript *t* will indicate actual tube parameters, while the *s* subscript will indicate the cell parameters.

It can be shown that the current injected (i_s) into a cell volume element ($d\tau_s$) is related to the space-charge density (ρ_t) in the actual tube by:

$$i_s = \kappa \rho_t d\tau_s, \quad (4)$$

where κ is a constant for a particular cell.

Furthermore, under the assumption of laminar flow ρ_t can be written as

$$\rho_t = \frac{MGJ_c}{\sqrt{V_s}},$$

where

M = constant of the cell,

J_c = current density at cathode of the actual tube,

V_s = potential at point in question in the cell, and

$$G = \frac{\text{beam width at cathode}}{\text{beam width at point in question}}.$$

Thus (4) becomes:

$$i_s = \frac{NGJ_c d\tau}{\sqrt{V_s}}$$

where N = constant.

For any given tube, only a knowledge of J_c , $d\tau$, and G at a point is required to determine the proper current to be injected into the source associated with the point. In general, the J_c value being used can be easily determined by measurements of total cathode current and cathode area.

As pointed out earlier, a space-charge density which changes rapidly with distance requires smaller volume elements to allow for the correct simulation. Although the incremental volume elements are different in various parts of the cell, their value in any given region of the cell is known. Thus, the only quantities yet undetermined at any point are V_s and G , which can be measured in the following manner.

The trajectories followed by electrons leaving from both edges of the cathode are plotted out and recorded. For large electron beamwidths the cathode is segmented and each segment is treated as the origin of a separate beam. The paths of these two outermost trajectories define the boundaries of the electron stream; *i.e.*, all other electrons that leave the cathode are assumed to travel only between these two boundaries. The beam width at the cathode and at all other points is measured and recorded, thus allowing the calculation of G at every point.

By means of the circuit shown in Fig. 8, the voltage can be measured at every point, with the average of the four voltages being used to represent the potential at the center of the four-probe setup. Of course, with a five-probe system, as shown in Fig. 4, the potential would be directly measured by the fifth probe, which is positioned at the center of the system. In either case, the carriage is manually moved across the cell and the voltage above each source is measured and recorded.

From these values of V_s and G , the currents required at each source to simulate the proper space-charge can be obtained from (6). These calculated currents are then injected into their respective sources by means of the current injection system shown in Fig. 2.




Fig. 8—Potential measurement setup employing four probes and four unloading amplifiers.

The procedure described above is for a four-probe system and although the five-probe method is similar, it has one additional refinement. The amount of space charge at any point in the cell can be obtained from a five-probe system as illustrated in (3).

Now the voltage and distance in the tube are related to the corresponding quantities in the cell by means of constant multiplying factors. Therefore, in terms of cell variables, ρ_t can be written as

$$\rho_t = -\frac{\epsilon_0 F}{l_s^2} (V_{1s} + V_{2s} + V_{3s} + V_{4s} - 4V_{5s}), \quad (7)$$

where F is a constant $= (V_t/V_s)(l_s^2/l_t^2)$.

Eq. (7) shows that ρ_t at any point can be obtained simply by measuring the five potentials. Another expression for ρ_t is given in (5).

In theory the calculations made with (5) and (7) would give the same results for ρ_t . However, in practice the results may be significantly different, since it was assumed in the development of (5) that the cell is completely homogeneous and that the current i_s which is injected into the base of the elementary cylindrical volume element flows toward the top of the cell in such a way that the current flowing radially out of the cylindrical volume is uniform over the surface of the cylinder.

In practice, however, there may be inhomogeneities in the cell and since the current tends to diffuse in flowing toward the top surface it is expected that there will be discrepancies between the calculations made using (5) and (7).

To compensate for the above effects, the value of ρ_t must be calculated from (5) and then i_s must be adjusted until the ρ_t measured with the five-point probe system at the top of the cell agrees with the calculations made from (5). This will insure that the proper magnitude of space charge has been simulated.

The rest of the procedure is identical for both the four- and five-probe systems. With currents being injected according to the first set of calculations, the two outermost trajectories are again plotted and recorded. The V_s and G are measured and the entire process repeated to determine the new currents required. After several iterations a set of self-consistent trajectories is obtained, where self-consistent implies that the calculated currents obtained from the V_s and G measurements of two successive runs are exactly the same.

At present all computations and current source settings are being made by hand. Fortunately, the time required is not excessive; a self-consistent set of trajectories is obtainable in one to three days. Nevertheless, the trajectories could be obtained appreciably faster if the calculation and injection of the space-charge simulating currents were performed automatically.

There are several possible ways of automatically determining and injecting the required currents into the Poisson cell to simulate the required space-charge density. The complexity of the equipment needed to accomplish this objective is directly proportional to the degree of accuracy required for the system. The following discussion relates to one of the possible methods. It involves the use of a capacitor bank to store charge proportional to the current to be injected through each source.

The first step would be to partition the cell into square sections, one for each current source, and label these sections. Then the cathode would be divided into an arbitrary number of segments, say M , and the trajectory followed by an electron leaving each sector would be plotted out. This divides the stream into M segments of equal current at the cathode. Since the width of the segments changes along the device, the current density changes from point to point. In order to determine the current to be injected into each current source, a bank of capacitors is arranged with an appropriate switching network so that when the probe carriage passes over a given source a current generator charges the appropriate capacitor in proportion to the time the probe carriage spends over the source. Of course there would have to be a capacitor associated with each current source. It is desired that the capacitors be continuously charged as the trajectories are being

drawn out by the probe carriage. The total charge on each capacitor will then be proportional to the space charge at that point in the cell.

A servomechanism is then used to adjust the space-charge simulating currents using the charge on the individual capacitors as a reference. After the current sources are adjusted for a particular run the capacitors are discharged in readiness for the next run. The flow diagram is shown in Fig. 9.




Fig. 9—Flow diagram for automatic current injection system.

There are still other refinements and improvements possible, but each one complicates the problem more and therefore makes it less attractive. The operator must decide what degree of accuracy and complication is really worthwhile.

OTHER POSSIBLE APPLICATIONS

It was mentioned previously that the Poisson cell has possible application in the solution of all types of po-

tential problems. It also may be used in all areas where two-dimensional nonlinear function generation is a problem. Physical problems of this type are too numerous to list completely at this time.

One possible area of application would be that in which the cell is used as a topographical analog. The equipotential lines in the cell would simulate contours of constant elevation. Hills or valleys could be represented using current injection to change the equipotential distribution at the surface of the cell. Also the rate of change of elevation (gradient) could be easily measured by a probe system on the surface. In this manner any geographical terrain could be effectively simulated.

CONCLUSIONS

A solid volume-conducting medium called a Poisson cell has been developed to solve potential problems involving either Laplace's or Poisson's equation. The characteristics of the cell are such that a complete instrumentation system can be used; hence, the system is free from meniscus errors, polarization effects, and time-varying conductivity effects. It has been shown how the cell may be used in solving a wide variety of problems. In general it can be applied to any problem in fluid flow, electric potential or heat conduction.

In particular the Poisson cell has been applied to the design of electron injection systems, and a procedure has been developed to obtain a set of self-consistent solutions to Poisson's equation. The static and dynamic accuracy of the system using a Poisson cell and an analog computer has been investigated and the overall accuracy found to be approximately two per cent.

A New, Solid-State, Nonlinear Analog Component*

L. D. KOVACH†, MEMBER, IRE, AND W. COMLEY†

Summary—Since the inception of the electronic analog computer as a useful engineering tool, the need for practical methods of solving nonlinear problems has steadily increased. This paper describes a passive, nonlinear device which, when used with operational amplifiers, provides the means for obtaining a large class of functions. These are obtained to a degree of accuracy and reliability not previously possible with a simple, economical device. A basic varistor squaring unit is described. The unit has been compensated for the various types of error inherent in the varistor itself, and is capable of providing approximately fifteen of the most basic and commonly used nonlinear functions.

INTRODUCTION

IN an ordinary resistor the current is proportional to the voltage across the resistor, the constant of proportionality being the reciprocal of the resistance as exemplified in Ohm's law. For a varistor, however, the relation is

$$I = ke^n. \quad (1)$$

This nonlinear relationship has intrigued many researchers. By far, the majority of these worked on multipliers, taking advantage of the varistor's ability to square a voltage, and making use of the so-called "quar-

* Received by the PGEC, May 20, 1960.

† Engineering Computing Group, Douglas Aircraft Co., El Segundo, Calif.

square" identity,¹

$$1/4[(x+y)^2 - (x-y)^2] = xy. \quad (2)$$

The emphasis on multiplication was due to the demand for an economical and stable multiplier and to the fact that the versatility of the varistor for function generation had not been recognized.

Work with varistors began at Douglas Aircraft Company, El Segundo, Calif., in 1953, and resulted in a paper published in 1954.² At that time, the squaring error was 1.25 per cent of full scale, but only about one varistor in ten met this figure. Because of this and other limitations no further work was done on the multiplier until recently. Meanwhile, attention was given to the generation of various nonlinear transfer functions because of the increasing number of nonlinear problems being presented for solution. The results of this work were presented at the Second National Simulation Conference in Houston in April, 1957, and published the following year.³ This last paper stressed the versatility of the varistor but did not report any significant improvement in the accuracy.

In 1957, a Russian article⁴ described some improvements made to the varistor multiplier circuit as well as to the title of the 1954 paper.² In place of using five amplifiers to perform a multiplication, the Russians had reduced this to three and, by an intricate system of switching, to two. Further investigation showed that by modifying the quarter-square identity, multiplication could be accomplished with three amplifiers and improved accuracy. A new assault was then made on the various inaccuracies inherent in the silicon carbide varistor. These are 1) inaccuracy of the exponent, 2) a large negative temperature coefficient, 3) the apparent inability of varistor manufacturers to produce a unit sufficiently consistent in its various characteristics, and 4) a slight rectification error. Other objections which have been raised are the insufficient dynamic range and excessive insertion loss.

It seems clear that any attempt to build a successful varistor analog computing device must include a recognition of the aforementioned difficulties, and must proceed systematically to eliminate them one by one.

DESCRIPTION

The basic characteristic of the silicon carbide varistor given in (1) is repeated here for convenience.

$$I = ke^n. \quad (1)$$

The value of the exponent for commercially available varistors covers a considerable range. The value of n for those most suitable for computer applications is approximately 2.5. If it is desired to generate the square, the exponent n must be made as nearly equal to 2 as possible. This may be accomplished as shown in Fig. 1, the varistor being indicated by R_v . If R is properly determined, the characteristic of the combination is given in

$$I \doteq ke |e|. \quad (3)$$

For each varistor there will be an optimum value of R which most nearly satisfies the relationship given.




Fig. 1—Modification of the varistor exponent.




Fig. 2—Basic configurations—single varistor. (a) Square; (b) square root.

Once the varistor has been properly compensated for exponent, there is available a device suitable for generating certain common nonlinear functions. Although many sources of error have yet to be eliminated, the basic configurations are now possible and indicated in Fig. 2(a) and 2(b). While the basic single varistor-resistor combinations shown above are capable of generating the functions given in Fig. 2, there exist a number of undesirable limitations. The most significant of these is the necessity of restricting the input voltage e_i to approximately 8 volts in order to restrict the current through the varistor to a safe value. Excessive current will cause internal temperature changes and result in an undesirable drift. This low input voltage introduces an arbitrary scale factor which is by no means the same for any two varistor-resistor combinations, and in addition results in an insertion loss which tends to restrict the dynamic range of the nonlinear operation. Other disadvantages of the simplified configurations include inconsistency of the error function, *i.e.*, departure from the true square law, and finally, an error of approximately 0.5 per cent due to rectification differences for positive and negative inputs.

The first step in eliminating many of these difficulties may be taken by operating a number of varistors in series. If approximately twelve varistors are used as

¹ This identity had been known for some time, having been found on a Louvre tablet dating from about 300 B.C. and appearing contemporaneously as Proposition 5 of Book II of Euclid's Elements.

² L. D. Kovach and W. Comley, "An analog multiplier using thyrite," IRE TRANS. ON ELECTRONIC COMPUTERS, vol. EC-3, pp. 45-46; June, 1954.

³ L. D. Kovach and W. Comley, "Nonlinear transfer functions with thyrite," IRE TRANS. ON ELECTRONIC COMPUTERS, vol. EC-7, pp. 91-97; June, 1958.

⁴ A. A. Maslov, "An analog multiplier using thyrite resistors," Automat. i Telemekh. (Automation and Remote Control), vol. 18, pp. 336-348; April, 1957.

shown in Fig. 3, the following advantages are obtained: 1) input voltages of 100 volts may now be applied to the circuits shown in Fig. 2 without danger of excessive current, 2) total error is less than for a single varistor unit and the error function is rendered consistent, 3) insertion loss is reduced by a factor of approximately 12 and the dynamic range is correspondingly increased. Moreover, no longer is there dependence on the varistor manufacturer for consistent single units inasmuch as series operation results in an averaging of the characteristics. Larger variations in manufacturing tolerances are compensated for by the number of varistors used. Depending on the characteristics, the number of series units may vary between 10 and 20. For a given production run of varistors, however, the number required has proven to be relatively constant. Fig. 4 indicates a circuit configuration which may now be used to generate a variety of functions.




Fig. 3—Series operation of varistors.




Fig. 4—Generalized configuration.

The potentiometer shown in Fig. 4 makes possible the elimination of arbitrary constants which would otherwise be imposed by variations in varistor characteristics. Combining the improved circuit of Fig. 4 with an operational amplifier, in a manner similar to that shown in Fig. 2, results in a considerable improvement in convenience and accuracy. The circuits shown in Fig. 5 have a basic error not exceeding 0.4 per cent of 100 volts full scale.

TEMPERATURE COMPENSATION

A source of error not yet considered, however, is due to the large negative temperature coefficient of the varistors, 0.5 per cent per degree C. This error, fortunately, may be drastically reduced by the proper use of thermistors as shown in Fig. 6.

In Fig. 6(a), for a constant input e_i , e_o will vary as a function of temperature due to the negative coefficient of R_v . The variations may be compensated over a reasonable range of temperature as shown in Fig. 6(b) by substituting a thermistor whose temperature coefficient is equal to, and of the same sign as, R_v . Introduction of the thermistor will maintain a reasonable temperature independence over the range of 55° to 95°F. Operation over




Fig. 5—Basic circuits utilizing the generalized configuration. (a) Square; (b) square root.




Fig. 6—Temperature compensation. (a) Uncompensated circuit; (b) compensation with a thermistor.

considerably greater ranges may be obtained by enclosing the unit in a temperature-controlled environment. The small octal-base enclosures used for radio frequency crystals would be ideal for this purpose.

RECTIFICATION ERROR

One of the disadvantages of the varistor in generating functions with origin symmetry is the slight rectification effect displayed by the material. If a single varistor is used to generate such a function, the full scale error due to this effect will vary between zero and 0.6 per cent. Both the General Electric and Globar units display the same characteristics in this regard.

In constructing the complete unit, this source of error may be eliminated in one of two ways: 1) the fact that a number of varistors are used in series enables the rectification polarity of each unit to be determined and the units connected so that the polarity of one-half the units opposes the similar effect of the others; 2) if the units are connected without regard to polarity, such rectification error that remains may be eliminated as shown in Fig. 7. The resistance R and diode will cause a slight change in the total series resistance. The polarity of the diode will depend on the effective polarity of the varistors in series. In this instance, correction is accomplished by reducing K for one polarity of output so that it agrees with K for the opposite polarity. Although both systems are equally effective, a choice will probably be determined by economic factors.

A unit embodying all the characteristics previously described has been packaged and given the name Quadratron.⁵ All components are contained in an actual base shield. The unit is shown in Fig. 8.




Fig. 7—Elimination of rectification error.




Fig. 8—The Quadratron.

ADJUSTMENT AND OPTIMIZATION

In order to obtain optimum results in constructing the Quadratron, two parameters must be correctly determined. These are 1) correct series resistance for exponent adjustment, and 2) correct number of varistors. The circuit diagram, Fig. 9, describes a setup which simultaneously generates two parabolas: one by means of the varistor network (amplifier 4); the other, a reference parabola (amplifiers 1 and 2), by means of two integrations of a constant voltage. The difference of these is taken in a summing amplifier (no. 5) and applied to the V axis of an oscilloscope. Sweep is provided by means of the ramp available at the output of amplifier 3. The reference parabola is then adjusted so that the sum of the two functions is zero at full scale, *i.e.*, at the end of the sweep. Inasmuch as the reference parabola error may be assumed to be negligible, the pattern on the oscilloscope may be defined as the error function of the varistor squaring device.

⁵ From the Latin "quadrare"—to square, and "tron" as in electron.




Fig. 9—Circuit for determining varistor parameters.

In order to optimize a particular group of varistors, the first step is to make sure that exactly 100 volts peak is being applied to the varistor network (output of amplifier 3). If the oscilloscope gain is properly adjusted, full scale deflection may be interpreted as 1 per cent error.

The form of the resulting error function provides the clue to the proper adjustment of the series resistance and/or the number of varistors. If both are optimized, the error function will have the appearance shown in Fig. 10.

A reasonable, although arbitrary, starting point is 10 varistors and 8000 ohms. The oscillograms in Fig. 11 will be helpful in determining the correct number of varistors. If for any given number of varistors R is optimized, Fig. 11(a) is characteristic of too few units, 11(b) indicates the correct number, and 11(c) is indicative of too many.

Fig. 12 indicates the effect of varying the resistance when the number of varistors has been optimized. In Fig. 12(a) R is 10 per cent high, in 12(b) R is correct, and in 12(c) R is 10 per cent low.

In varying the parameters, the output of the squaring device will change. This makes it necessary to readjust the reference parabola (potentiometer no. 1) continuously so that the final value of the difference is zero.

The output of the optimized squaring circuit will be between 21 and 25 volts. This enables reduction of the output of all assembled Quadratron units to a uniform 20 volts.

The test circuit is normally arranged to operate on a repetitive basis and at a rate of about 1 cps. This makes it possible to observe the error function continuously, and is not only convenient but essential where parameter variations are involved.

CHARACTERISTICS OF THE QUADRATRON

With the peak input signal of 100 volts, the current required from the driving source will be between 1 and 2 ma. This requirement, together with low source impedance, is easily realized with almost any dc opera-




Fig. 10—Typical error curve.




Fig. 11—Variation in error curve with number of varistors. (a) Too few varistors; (b) correct number of varistors; (c) too many varistors.




Fig. 12—Variation in error curve with series resistance. (a) Resistance is 10 per cent high; (b) resistance is correct; (c) resistance is 10 per cent low.

tional amplifier. The base diagram of the Quadratron is shown in Fig. 13.

An important consideration in maintaining maximum accuracy is the necessity of operating the unit into the same impedance with which it was calibrated. A value of 200 K ohms was chosen. This value provides a gain of 5 in the basic squaring configuration—the exact gain required to amplify the full scale output of 20 volts to the more useful 100-volt level. For the sake of convenience, a 200-K precision resistor is included in the unit package and may be connected directly to the amplifier summing junction. If the output is taken directly from pin two, an external load of 200 K ohms must be provided.

The bandwidth of the Quadratron is approximately 0–400 cps for functions which may be obtained with the output configuration, *i.e.*, Fig. 5(a); and 0–50 cps for functions utilizing the feedback configuration, *i.e.*, Fig. 5(b). In each case, the upper limit is defined as that point at which phase shift becomes apparent in the Lissajous presentation of input vs output. The bandwidth limitations are due to the capacity of the varistor units shown in Fig. 14. The time constant τ due to R_v and C_{R_v} is dependent upon the input voltage as shown in (4):

$$\tau = \frac{KC_{R_v}}{e_i} \quad (4)$$

This voltage dependence of the time constant complicates the problem of providing frequency compensation. At the present time, however, work is under way to




Fig. 13—Quadratron base diagram.




Fig. 14—Parasitic capacitance of varistors.

determine the feasibility of using nonlinear silicon capacitors to extend the usable bandwidth.

Some drift of the Quadratron output will be noted in cases where a high input voltage is applied continuously. This effect can amount to as much as 1 per cent when 100 volts is applied over a prolonged period. This drift decreases approximately as the square of the mean continuous input signal level, and becomes negligible for normal operation. For those applications where a large dc bias voltage is present in the input signal, a 20 minute warm-up period should be allowed for stabilization of the drift before circuit calibration is attempted. The multiplier, Fig. 17, is a typical example of this type of application.

APPLICATIONS

The methods by which a squaring device may be used to generate a variety of useful nonlinear functions are by no means apparent. In addition to the square and square root, which have already been mentioned, many other useful functions may be obtained. Much of this versatility stems from the fact that the Quadratron displays origin symmetry, rather than axis symmetry in the generation of the square. This characteristic is expressed in (5) for the basic squaring operation:

$$e_o = Ke_i |e_i| \quad (5)$$

The axis symmetry required of the true square may, of course, be obtained by applying the absolute value of the input variable in (5). In other instances, however, the origin symmetry characteristic will be of great value. Many of the applications to be discussed in this section are a straightforward utilization of the square. Others are obtained by means of new and unique algebraic approximations which have been devised not only for accuracy but ease of mechanization.

Fig. 15(a) shows the basic squaring operation having origin symmetry. Maximum accuracy will be ob-




Fig. 15—Basic Quadratron circuits. (a) Squaring with origin symmetry; (b) square root.

ained with an input of 100 volts peak. This configuration is particularly useful for representing square law damping terms. Circuits of this type may be cascaded to give exponents of 4, 8, etc. The fourth power is valuable in representing the radiation terms in heat transfer problems. The symmetrical or true mathematical square can be generated by means of the same basic squaring circuit. In this case, the absolute value of the input voltage must be applied.

By placing the Quadratron in the feedback of the operational amplifier, the square root of an input voltage may be obtained as shown in Fig. 15(b). The square roots of negative voltages will also be obtained as negative voltages but these can be blocked by diodes if desired.

The operations described above may be combined as shown in Fig. 16. This configuration provides the solution of the right triangle. It may also be considered as a means of obtaining the proper sum of perpendicular vectors. It is a mechanization of the equation $e_o = K\sqrt{e_1^2 + e_2^2}$. In this case the voltage limitation on the outputs is 70 volts peak. This circuit has application in geophysics, vector resolution, coordinate transformation, statistics, etc. Perhaps no other application of the quadratron illustrates so well the possible reduction of equipment and the attendant gain in reliability as this one.

Multiplication is achieved by the use of a unique variation on the well-known quarter square identity. This involves the addition of a constant term which yields

$$(x - y - K)^2 - (x + y + K)^2 + 4Kx = -4xy, \quad (6)$$

where $|x| + |y| \leq K$. The circuit constants in Fig. 17 have been carefully chosen to provide optimum results for inputs of ± 100 volts peak. In order to obtain maximum accuracy, the resistors in the input and feedback of the input amplifiers should be on the order of 0.1 per cent of the indicated values. The adjustment procedure is as follows:

- 1) Ground e_i , apply 100 volts-dc to e_2 , adjust ① for zero output.
- 2) Ground e_2 , apply 100 volts-dc to e_1 , adjust ② for zero output.
- 3) 100 volts-dc to e_1 and e_2 , adjust ③ for 100 volts output.




Fig. 16—Square root of a sum of squares.




Fig. 17—Multiplication circuit.

The frequency response of this circuit is excellent. For optimum results, however, capacitive equalization of some of the amplifier input resistors may be required. Division may be performed by using the identity

$$\frac{x}{z} = (1 - z) \frac{x}{z} + x, \quad (7)$$

which may be mechanized with only slight modification of the multiplier circuit. In order to maintain good stability, the denominator voltage is usually confined to the range $-100 \leq z \leq -5$.

A circuit yielding $e_o = Ke_i^N \text{sgn } e_i$ is shown in Fig. 18. (Note: $\text{sgn } x = x/|x|$.) The novelty of this arrangement lies in the fact that N is continuously adjustable between the values of $\frac{1}{2}$ and 2. Adjustment is obtained by means of a potentiometer capable of including any desired part of the Quadratron output inside the amplifier feedback loop. Depending upon the setting, a partial linearization of the Quadratron results in an output voltage with the required degree of nonlinearity.

A unique method of generating the sine is shown in Fig. 19. The mechanization of the equation

$$\sin e_i = Ay - By^2 \text{sgn } y, \quad (8)$$

where

$$y = \pi e_i - e_i^2 \text{sgn } e_i, \quad (9)$$

results in an approximation of $\sin e_i$ ($-\pi \leq e_i \leq \pi$) with an error less than 0.09 per cent of full scale.




Fig. 18—Adjustable exponent.




Fig. 19—Sine function.




Fig. 20—Cosine function.

Fig. 20 shows a method of generating an approximation for $\cos e_i$ ($-\pi/2 \leq e_i \leq \pi/2$). The method consists of modifying (8) and (9) to

$$\cos e_i = Ay + By^2, \quad (10)$$

where

$$y = \left(\frac{\pi^2}{4} - e_i^2 \right). \quad (11)$$

In order to extend the range of e_i , the angle may be doubled by means of the trigonometric identity

$$\cos 2x = 2 \cos^2 x - 1. \quad (12)$$

A further illustration of the versatility of the Quadra-tron is afforded by the unique method used to represent the tangent function. The expression

$$\tan e_i = 1.091e_i - 0.176e_i^2 \operatorname{sgn} e_i + 0.651e_i^4 \operatorname{sgn} e_i \quad (13)$$

represents the tangent in the interval $-\pi/3 \leq e_i \leq \pi/3$,




Fig. 21—Tangent function.




Fig. 22—Hyperbolic cosine function.




Fig. 23—Hyperbolic tangent function.

with an error less than 0.55 per cent of full scale. Note that only squaring operations are required in the circuit shown in Fig. 21. A gain adjustment in the final summing amplifier will provide the appropriate scaling.

A hyperbolic cosine function may be obtained by means of the circuit shown in Fig. 22. It utilizes a truncated series of only three terms. The absolute value of the input variable must be provided.

A truncated series consisting of only two terms may be used to represent the hyperbolic tangent in the interval $-\pi/2 \leq e_i \leq \pi/2$. The error of this approximation is on the order of 0.5 per cent of full scale. Fig. 23 shows the necessary circuit for obtaining the function.

FREDHOLM'S EQUATION OF THE SECOND KIND

Let us take Fredholm's integral equation of the second kind,

$$y(x) = f(x) + \lambda \int_a^b K(x, t) \cdot y(t) dt \quad (1)$$

where $f(x)$ and the kernel $K(x, t)$ are given. Since there is no interest in general methods of obtaining the solution of (1), only principles appropriate for analog computers will be considered. Other problems encountered in the application of analog computers, such as generation of the kernel $K(x, t)$ will be treated later in the text.

Mathematically speaking, all proposals concerning analog solution of integral equations were based on the method of successive approximations and quantization of the kernel $K(x, t)$ in the variable x into k steps. The method of transforming the integral equation into a set of algebraic equations and then solving it on an analog computer cannot be considered a pure analog procedure.

An early proposal to solve integral equations on an analog computer was made by Wallman.² His paper was primarily concerned with integral equations of the first kind,

$$F(x) = \int_a^b K(x, t) \cdot y(t) dt, \quad F(x) \text{ given.}$$

A repetitive analog computer had the role of performing the necessary integrations in an iteration process starting with $y = y_0(t)$. The variable x was quantized into k steps. Otherwise the classical mathematical iteration procedure was not modified.

A much faster iteration process, adapted to analog techniques, was proposed by Fisher.³ This method was applied to (1) and can be written as

$$y_n(x) = f(x) + \lambda \int_a^{x-(1/2)\Delta x} K(x, t) y_n(t) dt + \lambda \int_{x-(1/2)\Delta x}^b K(x, t) \cdot y_{n-1}(t) dt \quad \Delta x = \frac{b-a}{k}.$$

In the classic iteration method, the term $y_n(t)$ on the right-hand side is replaced by $y_{n-1}(t)$ so that the estimate for $y(t)$ is not improved until $y_{n-1}(x)$ has been computed for all x_i ; while in Fisher's process, after each individual change in x_i , the function $y_n(t)$ is continuously adjusted for a better approximation.

In our work Fisher's iteration procedure was utilized as mathematical background. However, as proposed in its original form, Fisher's method requires an analog memory and other equipment that has to be designed

for this specific purpose and has not been available commercially.

Results presented in this paper were obtained on the repetitive differential analyzer of the Institute "Boris Kidrich" without any additional equipment.⁴ Thus a further step in the practical solution of integral equations has been achieved.

The application of the above repetitive differential analyzer to the solution of (1) is quite straightforward. Let us take

$$y(x) = \frac{3x}{2} - \frac{7}{6} + \int_0^1 (x-t) \cdot y(t) dt, \quad (2)$$

the solution of which is

$$y(x) = x - 1.$$

The analog network of (2) is given in Fig. 1. The repetition rate of the analyzer used was 50 cps.




Fig. 1—Analog network for the solution of integral equation (2). Points p_i represent taps of potentiometers on which each ordinate $y(t_i)$ is set as a dc voltage. When the corresponding dc level $y(t_i)$ is being adjusted by use of a voltmeter, the set of function generator potentiometers is supplied by chosen unit voltage u . Normally the potentiometers are supplied with variable voltage $x_i - t$ as indicated by switch S . N is a measuring system including sampling and hold circuit.

The function generator simultaneously performs the multiplications⁵ giving a step output. Each ordinate $y(t_i)$ can be individually adjusted without any influence on successive function values.

Integrals of the form

$$\int_0^t (x_i - \tau) y(\tau) d\tau$$

for each $x = x_i$ are displayed on the screen of the cathode ray tube. At the same time the operator can measure any instantaneous value $t = t_i$ within the limits of integration.

Applications of Fisher's iteration method are now quite easy. In the first integration $x = x_1$ and $y_1(t) =$

² H. Wallman, "An electronic integral-transform computer and practical solution of integral equations," *J. Franklin Inst.*, vol. 250, pp. 45-61; January, 1950.

³ M. E. Fisher, "On the continuous solution of integral equations by an electronic analogue," *Proc. Cambridge Phil. Soc.*, vol. 53, pt. 1, pp. 162-174; 1957.

⁴ R. Tomović and D. Mitrović, "Some experiences with a repetitive differential analyzer," *Bull. Inst. "Boris Kidrich,"* vol. 8, pp. 109-116; March, 1958.

⁵ R. Tomović, "A versatile electronic function generator," *Franklin Inst.*, vol. 257, pp. 109-120; February, 1954.

is used. The operator then measures the value of the right side of (2) for $t=1$ at point M . This value is obtained as a dc voltage with the aid of a sample-and-hold circuit that is part of the measuring system. Thus the first ordinate $y_2(x_1)$ is obtained.

Using switch S , the dc voltage corresponding to $y_2(x_1)$ is set on the first potentiometer of the function generator. Thus the second minor iteration cycle starts with

$$y(t) = y_2(t_1) \quad t \leq t_1 + \Delta t$$

$$y(t) = y_1(t) \quad t > t_1 + \Delta t.$$

At the next step, the operator uses $x = x_2$ and repeats the measurement at $t = 1$. The second ordinate $y_2(x_2)$ is now available, and so on.

After k minor iteration cycles, the whole function $y(x)$ is at one's disposal. The major iteration cycle may now be repeated, but practical experience has shown that no more than two major iteration cycles, $y(x)$ and $y_2(x)$, are ever needed. Fig. 2 represents the differential analyzer solution of (2) obtained after two major iteration cycles. The number of ordinates $y(x_i)$ was 16. The time taken to arrive at the final solution was about five minutes.




Fig. 2—Solution of integral equation (2) as obtained on the repetitive differential analyzer.

VOLTERRA'S EQUATION OF THE SECOND KIND

Integral equations with variable upper limit

$$y(x) = f(x) + \lambda \int_a^x K(x, t) \cdot y(t) dt \quad (3)$$

is solved in the same way. Actually the solution of (3) is obtained in k independent adjustments. Namely, (3) can be approximated in the following way:

$$\begin{aligned} y(x_i) = & f(x_i) + \lambda \int_a^{x_1} K(x_i, t) \cdot y(t_1) dt \\ & + \lambda \int_{x_1}^{x_2} K(x_i, t) \cdot y(t_2) dt + \dots \\ & + \lambda \int_{x_{i-1}}^{x_i} K(x_i, t) \cdot y(t_i) dt. \end{aligned}$$

The number of steps k corresponds to the number of ordinates $y(t_i)$, $i = 1, 2, \dots, k$. In the first phase, the iteration procedure is applied to x_1 , as follows:

$$y(x_1) = f(x_1) + \lambda \int_a^{x_1} K(x_1, t) \cdot y(t_1) dt.$$

Measurement of the instantaneous value of $y(t)$ is now performed at $t = t_1$. In two iterations each value of $y(t_i)$ is practically always obtained.

In the second phase,

$$\begin{aligned} y(x_2) = & f(x_2) + \lambda \int_a^{x_1} K(x_2, t) y(t_1) dt \\ & + \lambda \int_{x_1}^{x_2} K(x_2, t) \cdot y(t_2) dt \end{aligned}$$

is solved on the computer. The variable t is measured at $t = t_2$ and $y(t_2)$ set on the function generator. The method of computing successive values of $y(t_i)$ is now evident. Individual ordinates $y(t_i)$ are obtained in independent iteration cycles.

As an example, the following integral equation was solved on the differential analyzer:

$$y(x) = 3x + \int_0^x Sh(x-t) \cdot y(t) dt. \quad (4)$$

Its solution is

$$y(x) = \frac{3x}{2} + \frac{3\sqrt{2}}{2} Sh(x\sqrt{2}).$$

The kernel $Sh(x-t)$ was generated by subtracting two exponentials, each of which was computed as the solution of a differential equation. Namely, $Z_1 = e^{(x-t)}$ is the solution of

$$\frac{dz_1}{dt} + z_1 = 0 \quad \text{with} \quad z_1(0) = e^x,$$

and $Z_2 = e^{-(x-t)}$ is the solution of

$$\frac{dz_2}{dt} + z_1 = 0 \quad \text{with} \quad z_2(0) = e^{-x}.$$

The part of the analog network which generates $Sh(x-t)$ is surrounded by broken lines in Fig. 3.

The solution of (4) is seen in Fig. 4. The number of ordinates taken was $k = 16$. Maximum error at the end of integration interval was 5 per cent.

LIMITATIONS OF THE METHOD

Theoretical limitations

Thus far it has been supposed that kernel $K(x, t)$ can be decomposed into a combination of two functions of one independent variable each, $f(x)$ and $f(t)$. In many practical cases this assumption holds, for instance, when $K(x, t) = K(x-t)$. Besides, there are other ways to avoid a two-variable function generator.³




Fig. 3—Analog network for the solution of integral equation (4).




Fig. 4—Solution of integral equation (4).

In the light of this research work, the paper by Moon and Spencer⁶ is of special interest. Studying errors in integral equations due to kernel approximation by exponential and other simpler expressions, they have stressed the fact that in engineering applications such simplifying assumptions are justified. In conclusion, it can be stated that a two-variable function generator is not really needed for solving integral equations. Direct generation of $f(x)$ and $f(t)$ covers practical applications.

In the original considerations, the number of steps k taken was of the order of 100.² Later work³ pointed out, and our results confirmed, that the kernel $k(x, t)$ has a high degree of "redundancy," and that quantization of x into 15 to 30 steps is most frequently sufficient for engineering applications.

Equipment

As may have been noticed, full attention was given in this paper to solving integral equations on conventional differential analyzers without introducing special equipment. Indeed, no such equipment was used except that the following requirements concerning some nonlinear computing elements and the measuring system had to be met:

- The function generator must allow individual adjustment of each ordinate without any mutual interference if convergence of the iteration process is to be assured.
- The measuring system must be provided with circuits permitting the measurement of instantaneous values of wave forms.
- It is desirable to have the function generator as a universal nonlinear unit in order to perform multiplication within the same element. This considerably simplifies the analog network.

Repetitive differential analyzers fulfilling the above requirements are easily prepared and are even commercially available. With some additional simple equipment the solutions of integral equations can be obtained even more quickly should it be necessary.

CONCLUSION

The field of practical solution of integral equations by differential analyzers has not yet been fully explored. The possibility of using differential analyzers in this application provides a basis for future work in solving concrete problems in engineering and science. A list of such problems has already been presented.² We refer particularly to applications in the study of feedback systems with easy transfer from time to frequency domain and vice versa.

On the other hand, this work shows the wide possibilities of repetitive differential analyzers. Solution of differential equations, linear and nonlinear, and synthesis problems is already well established. Recently, a direct and elegant method for finding real and complex roots of polynomial equations by the use of a repetitive differential analyzer has been presented.⁷ Integral equations can also be handled in a straight-forward way.

The repetitive differential analyzer is thus a very general and useful piece of equipment for analog computing centers. Naturally, it cannot replace large analog installations of high precision, because of its limitations in drift and accuracy.⁸ But for problems of moderate size for smaller laboratories and computing centers, or as additional equipment to other computers, its place ranks higher than it would seem at first sight. The general field of application of the repetitive analyzer is of very great value for teaching purposes where relatively simple and inexpensive equipment with diversified application is highly desirable.

⁶ P. Moon and D. E. Spencer, "Errors in the solution of integral equations," *J. Franklin Inst.*, vol. 264, pp. 29-41; January, 1957.

⁷ P. Madić, J. Petrić, and N. Parezanović, "The use of a repetitive differential analyzer for finding roots of polynomial equations," *IRE TRANS. ON ELECTRONIC COMPUTERS*, vol. EC-8, pp. 182-185; June, 1959.

⁸ R. Tomović, "The Role of the Repetitive Differential Analyzer," presented at Automation Congress, Madrid, Spain; October, 1958.

A New Technique for Analog Integration and Differentiation*

M. A. THOMAE†, ASSOCIATE MEMBER, IRE

Summary—A technique is described which enables an approach to ideal analog integration or differentiation by means of passive elements only. A series of RC circuits in a cascade arrangement, coupled to each other, provides the first, second, third, etc., integrals or derivatives (according to the connection of the RC circuits) of the input function. The theory establishes that if the outputs of the RC circuits are fed to an analog summing amplifier, its output becomes arbitrarily close to the ideal integral or derivative of the input function as the number of RC stages is raised indefinitely. A device has been developed according to this idea to perform one of these operations (integration) and to check the results obtained in theory. Mathematical proofs of the theory are given in the paper.

INTRODUCTION

ANALOG differentiation or integration is based upon basic RC circuits connected in each case according to the corresponding use. They can give satisfactory results only for relatively short computing intervals of time. In order to extend their performance, active elements have been introduced in many ways (i.e., amplifiers). This investigation presents the possibility of approaching ideal integration or differentiation without voltage amplifiers. Only RC circuits and active devices with special characteristics as defined below are used. The purpose of these elements is to decouple the RC circuits connected in cascade. In the practical example, impedance decoupling elements such as cathode followers have been used as practical approaches to the elements required in the theory.

GENERAL DESCRIPTION

Fig. 1 is a schematic diagram of an ideal circuit, developed according to the mathematical pattern of the theory. The blocks named S have the following characteristics: input impedance $= \infty$, output impedance $= 0$, voltage transfer $= 1$. A series of RC circuits with decoupling elements placed in between are connected in a cascade arrangement. In this particular case, the RC connection corresponds to analog integration.

The signals obtained from the capacitor nodes are fed to the summing device Σ . Its output $e_o(t)$ is an approximate integral function of the input signal $e_i(t)$. The output voltage $e_o(t)$ differs from the ideal integral function of $e_i(t)$ for two reasons: 1) the summing device is not a perfect one, though it can be improved without limit; 2) the number of RC- S stages is not infinite;




Fig. 1—Schematic diagram of a cascade-integrating circuit with RC stages and decoupling elements s connected in between. The outputs of the RC circuits are fed to an analog summing device Σ .

nevertheless, it can be increased without limit, at least in theory.

Before giving a rigorous demonstration, we can visualize the phenomena through an intuitive description according to the following line of thought. The first RC- S stage gives a voltage that approximates $\int e_i(t) dt$ to a degree dependent on t/τ , where t is the computation-time interval, and τ is the time constant of the RC circuit. This approximation obtains with an absolute negative error for any value of t . If in any instant we add to that voltage the necessary amount to make that error vanish, we obtain just the true integral function. That is exactly what happens in the summing circuit when the number of stages (RC- S) is raised indefinitely.

In other words, the absolute negative error of voltage obtained for an analog integral function in a cascaded RC- S circuit of indefinitely large extent is equal to the sum of the voltages obtained from all the following RC stages. The same considerations can be applied to a derivative-computing device developed according to the same pattern.

MATHEMATICAL PROOFS

The transfer function in the Laplace domain corresponding to an RC- S stage is

$$\frac{1}{1 + s\tau}$$

The signals obtained in each of the node capacitors corresponding to an input of Laplace transform $e_i(s)$ are:

$$\begin{aligned} \text{first stage} & \quad \frac{e_i(s)}{1 + s\tau}, \\ \text{second stage} & \quad \frac{e_i(s)}{(1 + s\tau)^2}, \\ \text{nth stage} & \quad \frac{e_i(s)}{(1 + s\tau)^n}. \end{aligned}$$

The sum of this voltage transformed for n stages is

$$e_0(s) = e_i(s) \left[\frac{1}{1 + s\tau} + \frac{1}{(1 + s\tau)^2} + \dots + \frac{1}{(1 + s\tau)^n} \right].$$

Evaluation of the sum yields

$$e_0(s) = e_i(s) \left[\frac{1}{1 + s\tau} \cdot \frac{\frac{1}{(1 + s\tau)^n} - 1}{\frac{1}{1 + s\tau} - 1} \right].$$

It is convenient to write it as follows:

$$e_0(s) = \frac{e_i(s)}{s\tau} - \frac{e_i(s)}{s\tau(1 + s\tau)^n}.$$

$e_0(s)$ is then formed by two terms: 1) the exact integral function of the input; 2) the negative error inherent to the method. It follows immediately that the error term becomes arbitrarily close to zero as n is raised arbitrarily, so that $e_0(s)$ becomes the perfect integral of the input.

It is possible to differentiate functions following the same general pattern used for integration, substituting RC differentiators for the RC integrators, in the diagram of Fig. 1. The output voltage is then:

$$e_0(s) = e_i(s)s\tau - e_i(s)s\tau \left(\frac{s\tau}{1 + s\tau} \right)^n.$$

As in the integration case, $e_0(s)$ is formed by two terms: 1) an ideal derivative of the input function; 2) negative error inherent to the method. When n is raised arbitrarily, the last term becomes arbitrarily close to zero. It follows that in the limit, $e_0(s)$ becomes the derivative of the input function.

In the laboratory the method was checked with a three-stage integrator and an input-step function $e_i = E$. The expected errors were previously calculated for 1, 2, 3, and 4 integrating stages. The absolute error voltage ϵ_a was calculated from the inverse Laplace transform of

$$-\frac{e_i(s)}{s\tau(1 + s\tau)^n},$$

with $e_i(s)$ replaced by $1/s$ (thus setting $E=1$). Letting $t/\tau = k$, the results are:

$$n = 1: \epsilon_a = -e^{-k} + 1 - k,$$

$$n = 2: \epsilon_a = -e^{-k}(2 + k) + 2 - k,$$

$$n = 3: \epsilon_a = -e^{-k} \left(3 + 2k + \frac{k^2}{2!} \right) + 3 - k,$$

$$n = 4: \epsilon_a = -e^{-k} \left(4 + 3k + 2\frac{k^2}{2!} + \frac{k^3}{3!} \right) + 4 - k.$$

From the equations we can induce a general formula for the absolute error ϵ_a that will result from integrating a unit step of voltage in a cascade of n RC-S circuits,

$$\epsilon_a = -e^{-k} \left[n + (n-1)k + (n-2)\frac{k^2}{2!} + \dots + \frac{k^{n-1}}{(n-1)!} \right] + n -$$

Giving values to k we obtain Table I, in which the percentage error has been calculated from $\epsilon_a/k \times 100$, because $k=t/\tau$ is the exact integral of a unit-step input.

TABLE I

	n	$K=t/\tau$							
		1	2	3	4	5	6	7	8
Absolute Errors	1	-0.37	-1.14	-2.05	-3	-4	-5	-6	-7
	2	-0.10	-0.54	-1.25	-2.12	-3.03	-4	-5	-6
	3	-0.04	-0.22	-0.68	-1.35	-2.17	-3.08	-4	-5
	4	-0.02	-0.07	-0.33	-0.85	-1.43	-2.23	-3.12	-4.04
Percentage Errors	1	37	57	68	75	80	83	86	87
	2	10	27	42	53	61	67	71	75
	3	4	11	23	34	43	51	57	62
	4	2	3.5	16	21	29	37	44	50




Fig. 2—Three RC integrators circuits with three cathode followers I, II, and III, and the attenuators β^2 and β used to compensate for the corresponding slight voltage attenuations of II-III and III respectively.

CIRCUIT

The experimental circuit shown in Fig. 2 includes three RC integrators and uses three cathode followers buffer elements. A cathode follower was used, since it is a circuit that approximates the requirements of the theory.

The signals fed to the summing device from Stages I and II have been attenuated by β^2 and β to compensate for the corresponding attenuations of II-III and III respectively. By means of switches x , y , and z , we can select and record the output signals e_1 , e_1+e_2 , and $e_1+e_2+e_3$, corresponding to $n=1, 2, 3$. The ideal integral of the input-step function was superimposed on the same graph of Fig. 3 by drawing a straight line of slope E/τ




Fig. 3—Output voltages e_1 , e_1+e_2 , and $e_1+e_2+e_3$ corresponding to the circuit of Fig. 2. The straight line corresponds to the ideal integration that should be obtained with $N=\infty$.

through the origin. A check of the error calculations was made by plotting in Fig. 3 the points corresponding to $k=1$ and $k=2$ for the exponential $e_1+e_2+e_3$ ($n=3$), using the experimental data plus the magnitude of the error term as given in Table I.

The use of electron tube cathode followers is not considered to be an essential part of the method. Any suitable decoupling device may be used.

ACKNOWLEDGMENT

The author wishes to thank the Comisión Nacional de la Energía Atómica, Buenos Aires, Argentina, for their support and for permission to publish this paper. Thanks are also due to Gernot Oehley for the wiring of the circuit and the measurements.

BIBLIOGRAPHY

- G. A. Korn and T. M. Korn, "Electronic Analog Computers," McGraw-Hill Book Co., Inc., New York, N. Y.; 1952.

CORRECTION

The following typographical errors were made in the paper "Conditional-Sum Addition Logic," by J. Sklansky, which appeared on pages 226-231 of the June, 1960, issue of these TRANSACTIONS.

- 1) On page 227, in Fig. 1, in the column for $i=11$, for time interval τ_0 , where the assumed initial carry is a "1," the carry bit should be a "1".
- 2) On page 227, in the right-hand column, line 27 should read "... lower half τ_0 -column 1," not "... τ_0 -column 0."

The author and *Editor* wish to thank E. M. Drogin, Airborne Instruments Laboratory, Deer Park, L. I., N. Y., for calling the above to their attention. Additional errors are:

- 3) On page 231, (4) should read

$$(p_1 - 1)r + 1 \leq p \leq p_1 r.$$
- 4) On the same page, (6) should read

$$(p_2 - 1)r + 1 \leq p_1 \leq p_2 r.$$

Correspondence

A Note on the Simultaneous-Carry-Generation System for High-Speed Adders*

In recent papers^{1,2} Weinberger and Smith describe a Simultaneous-Carry-Generation (SCG) system. This is based on the fundamental property of the carry function that the carry C_k from the k th stage of an

this way since many of the C_k in their circuit are available one or two clock phases before they are required for generation of the sum. Thus it is possible to remove some of the gates in the network without slowing down the system, by delaying the time of appearance of some of the carries.

To illustrate this point we reproduce the equations for the first four carries as quoted

	Basic form	Reduced form
$C_1 =$	$A_1 \& B_1$ $\cup (A_1 \cup B_1) \& C_0$	
$C_2 =$	$A_2 \& B_2$ $\cup (A_2 \cup B_2) \& C_1$	$A_2 \& B_2$ $\cup (A_2 \cup B_2) \& A_1 \& B_1$ $\cup (A_2 \cup B_2) \& (A_1 \cup B_1) \& C_0$
$C_3 =$	$A_3 \& B_3$ $\cup (A_3 \cup B_3) \& C_2$	$A_3 \& B_3$ $\cup (A_3 \cup B_3) \& A_2 \& B_2$ $\cup (A_3 \cup B_3) \& (A_2 \cup B_2) \& A_1 \& B_1$ $\cup (A_3 \cup B_3) \& (A_2 \cup B_2) \& (A_1 \cup B_1) \& C_0$
$C_4 =$	$A_4 \& B_4$ $\cup (A_4 \cup B_4) \& C_3$	$A_4 \& B_4$ $\cup (A_4 \cup B_4) \& A_3 \& B_3$ $\cup (A_4 \cup B_4) \& (A_3 \cup B_3) \& A_2 \& B_2$ $\cup (A_4 \cup B_4) \& (A_3 \cup B_3) \& (A_2 \cup B_2) \& A_1 \& B_1$ $\cup (A_4 \cup B_4) \& (A_3 \cup B_3) \& (A_2 \cup B_2) \& (A_1 \cup B_1) \& C_0$

adder may be treated as a function of the preceding $2k$ addend and augend bits only. The resultant set of nonrecursive logical functions for the sum may be expressed in a large number of alternative ways. Final selection of the nonrecursive or partially nonrecursive form to be used in a circuit realization is a function of available circuit elements, of the properties of units which are to be used and of the speed required from the adder.

The present authors have recently undertaken a detailed study of the various high-speed-carry systems which have been proposed to date.^{3,4} An essential feature of all except the Carry-Detection system due to Gilchrist, *et al.*,⁵ is that they have to be based on "worst case design." That is, the standard addition time for such arithmetic units is determined by the time required to propagate carry and to add together that combination of operand bits which requires maximum settling time of the addition network. A circuit capable of producing part or all of the sum before expiration of this standard time (excluding any safety margins) is redundant. The SCG system proposed by Weinberger, *et al.*, is redundant in

in Weinberger and Smith.²

The carries are required only for the computing of the final sum during the fifth clock phase. Use of the reduced expressions makes C_2 and C_3 for example available during the second clock phase. By basing their generating circuits on the basic form, these carries become available in the third and fourth clock phase respectively, which is sufficiently early to compute the sum in the final clock phase as required. Thus any extra equipment incorporated to reproduce the reduced equations is redundant. Where standard plug-in units are used this redundancy may not involve waste of equipment but it does increase the amount of back wiring and the number of elements actually in circuit. Hence it decreases reliability and is undesirable.

Similar redundancies occur in the remainder of the carry network. A complete analysis is rather lengthy since these redundancies may be removed in various ways. It would seem that the minimization problem for this circuit taking into account that no carry is required before the fifth clock phase, would best be carried through using an automatic computer. It is unlikely however that such a procedure would yield a useful circuit. The authors' current studies have indicated that the SCG system even when improved in the way described and by optimizing the size of gates and the number of phases is less efficient than refined versions of the "Anticipated Carry" (Carry Skip) techniques. It is hoped to describe the latter in the near future.⁴

M. LEHMAN

Israel Ministry of Defence
Tel Aviv, Israel

N. BURLA

Israel Inst. of Tech.
Haifa, Israel

Periodic Binary Time Series and Their Relation to Boolean Functions*

In a previous note,¹ the author showed how any binary time series $f(t)$ of length n can be written as a sum of periodic functions with periods respectively of 1, 2, 4, \dots , 2^p . These periodic functions are given as

$$f_k(t) = \frac{(t+k)!}{t!k!},$$

taken modulo two, or as $g_k(t)$, where $g_k(t)$ is the time reverse of the functions $f_k(t)$. For instance, $g_0(t) = 1111 \dots$; $g_1(t) = 0101 \dots$; $g_2(t) = 00110011 \dots$ etc. (See van Heerde for a simple way of generating these functions.) By writing the number t in binary digits, $t = x_p x_{p-1} \dots x_3 x_2 x_1$, $f(t)$ can be looked upon as a Boolean function of p variables $f(t) \rightarrow f(x_p, x_{p-1}, \dots, x_3, x_2, x_1)$. This is worthwhile to consider, since especially the $g_k(t) \rightarrow g_k(x_p, x_{p-1}, \dots, x_3, x_2, x_1)$ assume a particular simple form as such. It comes out that

$$\begin{aligned} g_0(x) &= 1, & g_1(x) &= x_1, & g_2(x) &= x_2 x_1, \\ g_3(x) &= x_2 x_1, & g_4(x) &= x_3, & g_5(x) &= x_3 x_1, \\ g_6(x) &= x_3 x_2, & g_7(x) &= x_3 x_2 x_1, & g_8(x) &= x_4 \\ &&&&& \text{etc.} \end{aligned}$$

The rule is that if n functions are given where $n = 2^p$, the next higher n functions are obtained by multiplying the first n functions with x_{p+1} . This rule can be stated in a still simpler form for any g_k : Write k as a binary number

$$k = x_p^0 x_{p-1}^0 \dots x_3^0 x_2^0 x_1^0;$$

then g_k is given as the continuous product $\prod_i x_i$, such that x_i occurs in this product $x_i = 1$, and x_i does not occur if $x_i^0 = 0$, or formula:

$$g_k(x) = \prod_{i=1}^p [1 + x_i^0(1 + x_i)].$$

As an application, it follows that the same simple computation used for the B [the coefficient of the g_k 's if $f(t)$ is given] can also be used for writing in general Boolean function in p variables as a mod 2 sum of these simple Boolean functions provided its value in each point is known.

P. J. VAN HEERDEN
General Electric Res. Lab.
Schenectady, N. Y.

* Received by PGEC, April 29, 1960.

¹ A. Weinberger and J. L. Smith, "A one-micro-second adder using one-megacycle circuitry," IRE TRANS. ON ELECTRONIC COMPUTERS, vol. EC-5, pp. 65-73; June, 1956.

² A. Weinberger and J. L. Smith, "A Logic for High Speed Addition," Natl. Bur. of Standards, Washington, D. C., NBS Circular 591, sec. 1, February, 1958.

³ N. Burla, "Some Logical Problems in the Design of a High Speed Adder for Parallel Binary Digital Computers," thesis presented in partial fulfillment of the requirements for the M.Sc. degree at the Technion, Israel Inst. of Tech., Haifa, May, 1960.

⁴ M. Lehman and N. Burla, "Skip techniques for high speed carry propagation in binary arithmetic units," to be published.

⁵ B. Gilchrist, J. H. Pomerene, and S. Y. Wong, "Fast carry logic for digital computers," IRE TRANS. ON ELECTRONIC COMPUTERS, vol. EC-4, pp. 133-136; December, 1955.

* Received by the PGEC, August 8, 1960.

¹ P. J. van Heerden, "Analysis of binary time series in periodic functions," IRE TRANS. ON ELECTRONIC COMPUTERS, vol. EC-8, pp. 228-229; July 1959.

Contributors

Richard H. Bergman (M'57) was born in Plainfield, N. J., on October 30, 1931. He received the B.S.E.E. degree from Rutgers University, New Brunswick, N. J., in 1953.



R. H. BERGMAN

He has been with RCA, Camden, N. J., since 1953 (with the exception of the years 1954-1956 spent in the U. S. Signal Corps), where he has worked primarily on pulse and digital circuitry, analog-to-digital conversion, resonant measurements and the application of tunnel diodes to computers. He is presently with the Engineering Department of the Electronic Data Processing Division at Y.A.

Mr. Bergman is a member of Tau Beta and Eta Kappa Nu.



Fred K. Buelow (S'53-M'56) was born in New York, N. Y., on August 14, 1934. In 1956, he received the B.E.E. degree from the College of the City of New York.



F. K. BUELOW

Upon graduation, he joined the Product Development Laboratory of the IBM Corporation at Poughkeepsie, N. Y. His initial assignment was in the area of machine design and circuit packaging for STRETCH. Since then he has worked in the design of switching circuits. He is presently in charge of a group designing high-speed circuits.



Sammy A. Butler (S'56-M'57) was born in Mt. Sterling, Ill., on May 5, 1931. He received the B.S. degree in electrical engineering from the University of Illinois, Urbana, in 1956. He joined the IBM Research Laboratory in Poughkeepsie, N. Y., in August, 1956.



S. A. BUTLER

His initial assignment was in the area of magnetic device design for switching circuits. He is presently concerned with the development of tunnel diode circuits in the Advanced Systems Development Division of IBM.

Mr. Butler is a member of Sigma Tau Chi Gamma Iota.

William Comley was born on September 14, 1921, in Indianapolis, Ind. After completing the electronics curriculum at Los Angeles City College,



W. COMLEY


he served as a communications officer with the U. S. Air Force for three years, and was responsible for the operation of high-powered radio teletype facilities. He subsequently augmented his education with undergraduate and graduate studies at the University of California at Los Angeles, and the California Institute of Technology, Pasadena.

In 1947, he joined the engineering staff of Lear, Inc., Santa Monica, Calif., as a design engineer in aircraft radio. He later, served as project engineer for that company's line of phonograph pickups and magnetic recording heads. He joined the Douglas Aircraft Company, Inc., El Segundo, Calif., in 1950. A computer specialist, he is engaged in the design of special analog devices and data reduction systems.

He has published papers on nonlinear and special analog devices, and is a contributor to the McGraw-Hill "Computer Handbook."



Dale L. Critchlow was born in Harrisville, Pa., on January 6, 1932. He received the B.S. degree in electrical engineering from Grove City College, Pa., in 1953, the M.S. and Ph.D. degrees in electrical engineering at Carnegie Institute of Technology, Pittsburgh, Pa., in 1954 and 1956, respectively.



D. L. CRITCHLOW

He was associated with Magnetics Inc., Butler, Pa., from 1952 through 1953, where he worked on the development of magnetic amplifier circuits. He was an assistant professor at Carnegie Institute of Technology from 1956 to 1958 and joined the Magnetic Logic Circuits Group of IBM Research in 1956. At present he is with the Advanced Systems Development Division of IBM where he has been working on exploratory devices and circuits.

Dr. Critchlow is a member of AIEE, Sigma Xi, and Phi Kappa Phi.



Arthur Gill, for a photograph and biography, please see page 126 of the March, 1960, issue of these TRANSACTIONS.

Robert L. Gray, Jr. (A'53, M'59) was born on April 1, 1926, in Aberdeen, Miss. He received the B.S. degree in electrical engineering from Swarthmore College, Swarthmore, Pa., in 1951, and the M.S. degree in electrical engineering from the University of Pennsylvania, Philadelphia, in 1959.




R. L. GRAY, JR.

He joined the Burroughs Corporation Research Center in 1952 and was engaged in solid-state digital computer circuit design. In addition, he is experienced in logical design for digital computers, power supply design, servo system design, and magnetic circuit design. Since early in 1958, he has been concerned with the development of new computer circuit techniques, with special emphasis on high-speed nondestructive memories. He was group leader on the recently developed Fluxlok Memory technique. He is presently supervisor of the magnetics circuits design section.

Mr. Gray is a member of the Research Engineering Society of America.



David M. Green was born in Jackson, Mich., on June 7, 1932. He received the B.A. degree from the University of Chicago, Ill., in 1952, and the B.A., M.A., and Ph.D. degrees from the University of Michigan, Ann Arbor, in 1954, 1955, and 1958, respectively.



D. M. GREEN

During the academic year 1954-1955, he held a Pre-Doctoral Fellowship from the National Science Foundation and conducted research on psychoacoustic problems at the Electronic Defense Group of the University of Michigan. In 1956-1957 he again held a National Science Fellowship and spent the year at the Massachusetts Institute of Technology, Cambridge, as a Visiting Fellow of the Economics and Social Sciences Department, where he worked on problems concerned with auditory detection. Since 1958 he has been assistant professor at M.I.T., teaching courses in general psychology, and consultant at Bolt, Beranek and Newman, Inc.

Dr. Green is a member of the Acoustical Society of America, the American Association for the Advancement of Science, Sigma Xi, and the American Psychological Association.

Douglas J. Hamilton (A'53) was born in Canton, Ohio, on December 6, 1930. He attended the College of Wooster. He received the B.S. degree from Case Institute of Technology, Cleveland, Ohio, in 1953, the M.S. degree from the University of California at Los Angeles, in 1956, and the Ph.D. degree from Stanford University, Stanford, Calif., in 1959.



D. J. HAMILTON

From 1953 to 1957, he was employed by Hughes Aircraft Company, Culver City, Calif., where he was engaged in the development of transistor circuitry for airborne digital computers. In 1957 he joined the General Electric Computer Laboratory, Palo Alto, Calif., where he developed transistor circuits for magnetic core and magnetic drum memories. In 1958 he became a research assistant at Stanford University. He is presently an associate professor of electrical engineering at the University of Arizona, Tucson, and is conducting research in solid-state electronics.

Dr. Hamilton is a member of Tau Beta Pi, Eta Kappa Nu, and Sigma Xi.



Herbert C. Hendrickson (M'58) was born on April 29, 1931, in LaCrosse, Wis. He received the B.S. degree in electrical engineering from the University of Colorado, Boulder, in 1955, and the M.S. degree in electrical engineering from the University of Southern California, Los Angeles, in 1957.



H. C. HENDRICKSON

From 1955 to 1959, he was a member of the technical staff of Hughes Aircraft Company and Hughes Fullerton. During this period he performed logical design and computer research with the Digital Systems Section of the Data Processing Department. In 1959, he joined the staff of Aeronutronic Systems, Inc., now Aeronutronic, A Division of Ford Motor Company, Newport Beach, Calif. His work is system and logical design of digital portions of Project ARTOC. He is an instructor of digital computer design in the graduate electrical engineering department of the University of Southern California.

Mr. Hendrickson has held a Hughes Fellowship and is a member of Eta Kappa Nu and Sigma Tau.



Joseph J. Karew (M'56) was born in Worcester, Mass., on March 30, 1924. He received the B.S. degree in electrical engineering from the Illinois Institute of Technology, Chicago, in 1952.

He then became a member of the Philco Corporation's Research Division, Philadelphia, Pa., assigned to the semiconductors circuit application group. In 1956, he joined the Burroughs Corporation Research Center, Paoli, Pa., where he has worked extensively on advanced solid-state circuit design. Two patent applications have been filed in connection with his work at Burroughs for a crystal-controlled



J. J. KAREW

blocking oscillator and for a trailing edge trigger technique for bistable multivibrators. Since 1959 he has headed the digital circuits section in the Electronics Department.



Ladis D. Kovach (A'53-M'58) was born on November 21, 1914, in Budapest, Hungary. He received the B.S. degree in physics in 1936 and the M.S. degree in mathematics in 1948 from Case Institute of Technology, Cleveland, Ohio; the M.A. degree in education from Western Reserve University, Cleveland, in 1940; and the Ph.D. degree in mathematics from Purdue University, Lafayette, Ind., in 1951.



L. D. KOVACH

From 1936 to 1948, he was associated with Picker X-Ray Corporation, American Shipbuilding Company, and Ohio Crankshaft Company, Cleveland, as electrical designer. Since 1951, he has been with the Douglas Aircraft Company, Inc., El Segundo, Calif., where he is a design specialist in charge of the analog computer facility. Since 1958, he has also been professor of mathematics and acting head of the Department of Mathematics and Physics at Pepperdine College, Los Angeles, Calif. He is a contributor to the McGraw-Hill "Computer Handbook."

Dr. Kovach is a member of Sigma Xi, the American Mathematical Society, the American Physical Society, and the International Association for Analog Computation.



John T. Lynch (S'55-M'56) was born in Philadelphia, Pa., in 1927. He received both the B.S. and M.S. degrees in electrical engineering from Pennsylvania State University, University Park, in 1954 and 1955, respectively.



J. T. LYNCH

He is currently manager of the Electronics Department of the Burroughs Research Center in Paoli, Pa. Since joining Burroughs in 1955, he has per-

formed circuit configuration analyses for military and commercial applications, and has designed numerous transistorized logical circuits. In his present assignment he is responsible for circuit design and system tests of computers under development for a variety of military applications.

Mr. Lynch is a member of RESA.



Thomas Marill was born in Berlin, Germany, on February 13, 1929. He received the B.A. degree from Swarthmore College, Pa. in 1951, the M.A. degree from Cornell University, Ithaca, N. Y. in 1953, and the Ph.D. degree in psychology from Massachusetts Institute of Technology, Cambridge, in 1955.



T. MARILL

In the period from 1952 to 1958, he was connected with M.I.T., serving on the staffs of the Acoustics Laboratory, the Research Laboratory of Electronics, and the Lincoln Laboratory. He was engaged in studies of mathematical models of sensory processes, detection theory, display problems, psychoacoustics, human engineering, and computer techniques. Since 1958, he has been a senior consultant at Bolt, Beranek and Newman Inc., where he has been concerned with system studies, computer applications, and artificial intelligence.

Dr. Marill is a member of the American Psychological Association, the Psychometric Society, and the ACM.



Robert J. Martin was born on July 20, 1926, in Detroit, Mich. He received the B.S.E.E. degree from the University of Michigan, Ann Arbor, in 1951. After being recalled into the U. S. Navy, he returned to the University of Michigan. He received the M.S. degree in 1954, and is currently working in the Electron Physics Laboratory and continuing his studies towards the Ph.D. degree in electrical engineering. His primary interest is in the field of gaseous conduction.



R. J. MARTIN

Mr. Martin is a member of Sigma Xi and Phi Kappa Phi.



Nino A. Masnari was born on September 20, 1935, in Three Rivers, Mich. He received the B.S. and M.S. degrees in electrical engineering in 1958 and 1959, respectively, from the University of Michigan, Ann Arbor, where he is now a doctoral candidate.

Since 1957, he has been associated with the Electron Physics Laboratory of the University of Michigan Research Institute and is presently a research assistant. During the past two years he has been working with an analog computer as an aid in the investigation of electron motion in various types of microwave tubes. He has been primarily concerned with the design of crossed-field tubes and the effect of space-charge in such devices.

N. A. MASNARI

Mr. Masnari is a member of Eta Kappa Nu and Tau Beta Pi, and an associate member of Sigma Xi.

Jan A. Narud (S'51-A'52-M'57) was born in Oslo, Norway, on June 3, 1925. He received the B.S. and M.S. degrees from the California Institute of Technology, Pasadena, in 1951, and the Ph.D. degree from Stanford University, Stanford, Calif., in 1955.

He then joined the staff of Harvard University, Cambridge, Mass., as an assistant professor in the Division of Engineering and Applied Physics until 1960. Here he taught courses in automatic control, transistor circuits and information theory, and directed the research activities in the fields of active networks and control systems. During 1957-1959, he was also a consultant to Bell Telephone Laboratories, where he worked on various problems in pulse code modulation. In 1959, he joined the Mohansic Research Laboratory of the IBM Corporation in Yorktown Heights, N. Y.

Dr. Narud is a member of Sigma Xi.

Gordon W. Neff was born in Genesee, N. Y. on June 20, 1934. He received the B.S.E.E. degree from Syracuse University, Syracuse, N. Y., in 1956, and did graduate work at Brown University, Providence, R. I., in applied mathematics in 1958. In August, 1960, he returned to Brown under the IBM Fellowship Program to complete his graduate studies.

In 1957, he joined the Product Development Laboratory of IBM in Poughkeepsie, N. Y., doing developmental work on high-speed transistor switching circuits. In June, 1958, he went to the Research Division of IBM, working on device application. When

the Advanced Systems Division of IBM was originated in 1959, he was assigned to a group in this division responsible for non-mechanical memory development.

Mr. Neff is a member of Eta Kappa Nu, Pi Mu Epsilon and Tau Beta Pi.

Nedeljko Parenzanović was born on August 25, 1932, at Ivanjica, Yugoslavia. He graduated from the Faculty of Natural Sciences of the University of Belgrade in 1957.

He is now employed in the "Boris Kidrich" Institute of Nuclear Sciences in Belgrade and is working on the repetitive differential analyzer in the Department of Numerical Analysis.

N. PAREZANOVIĆ

Joseph E. Rowe was born on June 4, 1927, in Highland Park, Mich. He received the B.S. degree in electrical engineering and mathematics in 1951, the M.S. degree and the Ph.D. degree in electrical engineering in 1952 and 1955, respectively, from the University of Michigan, Ann Arbor.

Since 1951 he has been associated with the University of Michigan Research Institute, engaged in fundamental research on microwave systems, microwave devices, and electromagnetic field theory. Formerly a lecturer, assistant professor of electrical engineering, and associate professor of electrical engineering, he is now professor of electrical engineering and director of the Electron Physics Laboratory at the University of Michigan.

Dr. Rowe is a member of the American Institute of Electrical Engineers, the American Mathematical Society, and the Society for Industrial and Applied Mathematics. He is also a member of Sigma Xi, Phi Kappa Phi, Tau Beta Pi, and Eta Kappa Nu.

Forrest O. Salter was born in Charlottesville, Va., on February 26, 1927. He received the B.S. degree in electrical engineering from Milwaukee School of Engineering, Wis., in 1950.

From 1950 until 1957, he worked for Simpson Electric Company, Chicago, Ill., in design of electronic instruments. Since then he has been at Argonne National Laboratory, Argonne, Ill., in the computer

section of the Applied Mathematics Division, where he has been doing circuit design work for a transistorized computer.

Mauricio A. Thomae (S'53-A'54) was born in Buenos Aires, Argentina, on July 20, 1928. He received the degree of Telecommunication Engineer from the Buenos Aires University in 1954.

In 1951 he joined the Comisión Nacional de la Energía Atómica, Electronic Department, as a laboratory assistant, working in nuclear instrumentation. From 1955 to 1956, he was with Siemens Argentina, as a factory engineer, spending five months in Munich, Germany, in a Siemens & Halske tubes factory, studying electrical tests in tube production. In 1956, he returned to the Comisión Nacional de la Energía Atómica, and has since been working in nuclear instrumentation applied to measurements and control of physical variables related to that field.

Mr. Thomae is a member of the Asociación Argentina de Electrotécnicos in Buenos Aires.

Rajko Tomović was born in Baja, Hungary, on November 1, 1919. He received the B.S. degree in electrical engineering from the University of Belgrade, Yugoslavia, in 1946.

After graduation, he joined the Power Engineering Institute in Belgrade, where he was engaged in designing computers for the study of electrical transmission systems. In 1950, he spent the summer at the Massachusetts Institute of Technology, Cambridge, as the Yugoslav participant of the Foreign Student Summer Project, and in 1952, received the Doctor's degree from the University of Belgrade for research work in analog computers. In 1951, he joined the "Boris Kidrich" Institute of Nuclear Sciences in Belgrade, as research associate of the Laboratory of Applied Mathematics. He is now the head of the new Laboratory of Automatic Control.

Dr. Tomović is Vice President of the International Association for Analog Computation.

Gilbert C. Vandling (S'56-M'58) was born on July 19, 1932, in Danville, Pa. He was an aviation electronics technician and instructor in the U.S. Navy from 1951 to 1955. He received the B.S.E.E. degree from Illinois Institute of Technology, Chicago,

in 1958 and the M.S.E.E. degree from Syracuse University, Syracuse, N. Y., in 1960.



G. C. VANDLING

Mr. Vandling is a member of Tau Beta Pi and Eta Kappa Nu.

In 1958 he joined the General Electric Company as a member of the Honors Program for graduate study. He joined the information Processing Component of the General Electric Electronics Laboratory, Syracuse, N. Y., in 1959, where he has been engaged in switching theory research and logical design.

Gerard P. Weeg (M'57) was born on October 29, 1927, in Davenport, Iowa. He received the B.S. degree in mathematics from St. Ambrose College, Davenport, in 1949, and the M.S. degree in mathematics from Oklahoma State University, Stillwater, in 1950. In 1955 he received the Ph.D. degree in mathematics from Iowa State University, Iowa City.



G. P. WEEG

He held the position of instructor in mathematics at St. Ambrose from 1950 to 1952. From 1954 to

1956, he was a mathematician in design guidance at Remington Rand Univac Division of Sperry Rand in St. Paul, Minn. In 1956 he was made an assistant professor in mathematics at Michigan State University East Lansing. He then took a joint appointment between the Department of Mathematics, Electrical Engineering, and the Computer Laboratory at that University in 1957. He was made an associate professor in 1959.

Dr. Weeg's field of interest has been computer-oriented mathematics, with publications appearing in the areas of numerical analysis, switching circuit theory, and finite automata.

He is a member of the American Mathematical Society, the Mathematical Association of America, and the ACM.

Reviews of Books and Papers in the Computer Field

E. J. McCLUSKEY, JR., REVIEW EDITOR
W. J. CADDEN, ASST. REVIEW EDITOR
T. C. BARTEE, ASST. REVIEW EDITOR

Please address your comments and suggestions to the Reviews Editor, Prof. E. J. McCluskey, Jr., Dept. of Elec. Engrg., Princeton University, Princeton, N. J.

COMBINATIONAL SWITCHING CIRCUIT THEORY AND BOOLEAN ALGEBRA

Functional Canonical Form—H. Allen Curtis. (*J. Assoc. Comp. Mach.*, vol. 6, pp. 245–258; April, 1959.)

Considerable effort in the field of combinational switching theory has been devoted to the determination of techniques for optimum design. Unfortunately, the elusive nature of a general concept of optimum has resulted in methods which are a combination of a deterministic procedure and an experimental art. This is the main disadvantage of this paper: that it is just another approach, among many, to this difficult problem. While this may be of interest to the collector of "optimum" techniques it offers no deeper insight into the more general problem.

As stated by the author, an approach which relies on the structural properties of the switching functions representing the final network could probably have a greater chance of achieving a satisfactory solution. The actual approach adapted here, however, is simply an extrapolation of the role of the tree circuit in the optimum design of relay circuits. This extrapolation is obtained by first noting that the functional form corresponding to a tree circuit can be obtained by considering recursively the switching function and its associated subfunctions in the form

$$f(x_1, x_2, \dots, x_n) = x_n \cdot \phi(x_1, x_2, \dots, x_{n-1}) + x_n' \cdot \theta(x_1, x_2, \dots, x_{n-1}).$$

Thus, the author notes, is a breakdown where the basic building blocks are functions of three variables,

$$f(x_1, x_2, \dots, x_n) = F(\phi, \theta, x_n),$$

and perhaps a breakdown where the basic building blocks are functions of two variables might be more effective. One form, for example,

$$f(x_1, x_2, \dots, x_n) = x_n \cdot (\phi \Delta \theta) \Delta \theta$$

where Δ is the "exclusive or." Other more general formulations are given in the paper, but the use of the "exclusive or" appears in some cases unavoidable.

While such an approach is of theoretical interest, the technique appears to be of limited usefulness. In particular, the operation "exclusive or" usually costs more than "and" or "inclusive or" except in a few specialized circuits. Examples using this technique to minimize the number of control grids of vacuum tube circuitry are given. No other physical configurations are considered. Another important omission is the applicability of the technique when "don't care" conditions are present.

BERNARD HARRIS
New York University
New York 53, N. Y.

Applied Boolean Algebra, an Elementary Introduction—book by Franz E. Hohn. (The Macmillan Co., New York, N. Y.; 1960. 139 pages+xx pages, Illus. 6×9. \$2.50. Paperback.)

This little book presents the basic facts of Boolean algebra and describes some of its applications—in particular, applications to switching circuits. The treatment is intended for both mathematicians and engineers. No special engineering or mathematical background is assumed; however, a certain maturity is correctly assumed to be a

necessary requirement for profitable reading of this work. This little volume, which is printed by a photo-offset process, contains material which is to become part of a more substantial work on Boolean algebra and its applications. The purpose of this preliminary version is two-fold: "to make the way easier for those who need to learn Boolean algebra because of its applications to computer and switching design," and "to invite other readers, whose interests may be casual, to study more seriously this interesting and increasingly important subject." In the opinion of this reviewer, the book is highly successful on both counts.

In the Introduction, a Boolean algebra is abstractly defined and a number of useful theorems are derived, in order to emphasize that this algebra is a mathematical structure independent of its applications. However, in the remainder of the book, the emphasis is on Boolean algebra as applied mathematics rather than as abstract algebra. The next three chapters, respectively, present an intuitive introduction to Boolean algebra as a model of a class of simple switching circuits, show that the same algebra provides a theory of propositional functions, and interpret the same algebra as the algebra of subsets of a set. A fourth chapter discusses the minimization problem within the framework of the Veitch-Karnaugh map method. Two appendixes deal briefly with the binary system of numeration and semiconductor logic elements.

Although the approach taken in the book is intuitive and the subject matter is developed in an elementary way, the treatment achieves a certain depth not always reached in existent textbooks dealing with the application of Boolean algebra to switching circuits. The first chapter, which treats Boolean algebra as a model of combinational relay circuitry, although well done, might be classified as a standard treatment of the subject, as presented in current textbooks. However, the second and third chapters which deal with the same algebra as a model of propositional logic and of the subsets of a set, respectively, present concise and extremely clear treatments of material which is usually not so well treated in elementary texts. The integrated treatment of these several aspects of Boolean algebra provides the beginner with valuable understanding and perspective on the whole subject. The material of the book is very well organized and, for a preliminary edition, is remarkably free of errors. The style and clarity of expression reveal the hand of a fine mathematician who has also considerable literary ability. The exercises (70 in number) are well chosen to bring out the main points of the material and, in many cases, to develop part of the theory. The references appear to have been carefully selected, are relevant to the material presented, and are adequate for the intended purpose.

There is a temptation to criticize the book for what it does not contain. For example, the treatment of the minimization problem is brief, and the presentation involving only the Veitch-Karnaugh method seems too restrictive. The discussion of semiconductor logic in the second appendix would not satisfy the engineer, but might be adequate for the mathematician with no previous knowledge of the subject. However, the author clearly states his position, namely, that none of the chapters pretends to be complete and that each goes just far enough to establish the connection between the application in question and the basic rules of Boolean algebra. Under these ground rules, the author clearly achieves his goal.

This small volume, which might well serve as a primer for future textbook writers, has whetted our appetites for the subject; we anxiously await the main course to come.

E. J. SMITH
Polytech. Inst. of Brooklyn
Brooklyn, N. Y.

Algebraic Topological Methods in Synthesis—J. Paul Roth. (*Proc. Internatl. Symp. on the Theory of Switching*, April 2-5, 1957, in "The Annals of the Computation Laboratory," Harvard University Press, Cambridge, Mass., vol. 29, pp. 57-73; 1959.)

This paper forms part of a series of generally quite excellent papers presented at the Harvard International Symposium on Switching Theory in 1957, and gives the author's solution to what in the early days of switching theory was known as "Quine's problem," or the problem of finding irredundant normal forms of truth functions (shortest "sums of products" and "products of sums"). Viewed from an algebraic topological standpoint, the problem becomes one of finding for a given cubical complex K of an n -cube a K -cover of minimum cost. Two algorithms for the solution of this covering problem are offered in the paper: one that requires a complete listing of all the maximal cubes, or cocycles of K (in logical notation: prime implicants), and one that does not. Both algorithms are general in that K may contain a subcomplex L where the vertices of $K-L$ are so-called "don't care" vertices. The problem then is to find a K -cover of L of minimum cost.

The basic steps of the first, or "extraction" algorithm are:

- 1) Determination of Z , the space of all cocycles of K .
- 2) Determination and removal of E_1 , the space of all L -extremals of K . (The latter are cocycles of K which contain a vertex of L not contained in any other cocycle of K .)
- 3) Introduction of an iterative procedure for finding and removing from the remaining cocycles of Z all second-order extremals (L -extremals of the complex L_2 generated by the vertices of L not in E_1), third-order extremals (L -extremals of the complex L_3 generated by the vertices of L_2 not in E_2), and so on, until all vertices of L have been covered by an L -extremal. A minimum K -cover of L then is simply $E_1 \cup E_2 \cup \dots$ (In the event that complex L_i has no extremals, a branching operation is introduced whereby a cocycle z_i is treated, first as if it were an extremal of L_i and then as if it were not, in order to obtain minimum covers.)

The second, or "local-extraction" algorithm differs from the first in that it does not require determination of all cocycles of K and, at any stage of the reduction, only one extremal at a time must be found, and this by means of a local computation only. Although the reviewer finds the second algorithm extremely interesting in its own right, he feels he cannot adequately do justice to them both within the confines of a review. Consequently, his remarks will be directed toward the "extraction" algorithm only.

On a subject like minimization, about which much has been written, it is natural to try to compare and evaluate the approaches taken by different authors and their methods of solution. However, only a brief start toward such a large undertaking can be made here. Consider first the approaches. If, as C. S. Peirce contends, a good language is the essence of good thought, then it is important to pay attention to the kind of language that is used to formulate the normal form problem. What should be the criteria for a good language for thinking about the problem? I think everyone would agree that the language should possess a strong intuitive power capable of yielding a mechanization and visualization of the problem that would not be evident to the same degree were another language used. In brief, the language should lend itself readily to the discovery of some inherent structure of the problem from which can be fashioned the essentials of a solution. Thus the more readily discernible the structure of the problem and the interrelations of its parts, the better suited is the language to solve the problem.

In the reviewer's opinion the logical approach yields a visualization of the requirements of the normal form problem not evident from the standpoint of algebraic topology. In his first paper¹ on the subject in 1952, Quine struck at the heart of the covering problem when he observed that the test for determining whether a cover is irredundant is to see whether any of its prime implicants *imply* the disjunction of remaining prime implicants. The significance of this fact, however, was not fully appreciated until Gazale showed a way to compute these implication relations by the method of ratio functions.² The reviewer's own method of iterated consensus of the

prime implicants,³ which provides an alternate way of determining these important branching conditions, owes its existence to Gazale's acumen on this point.

So much for approaches. In order to compare the "extraction" algorithm with alternate procedures, it is necessary to establish some sort of common denominator. Restated in terms of logical notation, the basic steps of the "extraction" algorithm are:

- 1) determination of all the prime implicants,
- 2) determination and removal of all core clauses,
- 3) selection from the remaining prime implicants of a subset of prime implicants which together with the core comprises an irredundant covering.

The way in which the steps of the "extraction" algorithm are actually carried out is seen to have its counterpart in the table of prime implicants. Thus step 2, the removal of all L -extremals of K , corresponds to the deletion of these clauses from the row of prime implicants which cover a canonical term (min-term) not covered by any other prime implicant. Then if every canonical term covered by a core prime implicant is removed from the column of min-terms, step 3 becomes the iterative procedure of deleting from the remaining rows those prime implicants which, again, cover a remaining canonical term not covered by any other prime implicant, and so on, until all min-terms have been so removed. The disjunction of prime implicants thus deleted comprises an irredundant covering of the min-terms. In the event that a stage of the reduction is reached where none of the remaining canonical terms are covered by exactly one of the remaining prime implicants, a branching operation is introduced whereby a given prime implicant is a) assumed to be in a minimum covering and then removed along with the min-terms it covers as the reduction operation continued, and b) assumed to be in no minimum cover, and removed while the canonical terms covered by it are left intact and the reduction process continued.

The method of detecting L -extremals of K is thus seen to be identical to the method advocated by Quine,¹ Petrick,⁴ and McCluskey⁵ for finding core prime implicants. It should be noted that other procedures^{2,3} exist in the literature for locating core prime implicants based on the property that none of the core prime implicants imply a disjunction of remaining prime implicants.

It is difficult to compare step 3 of the "extraction" algorithm, the branching procedure, with similar procedures employed in the methods cited in the previous paragraph. Suffice it to say that there are ways of accomplishing branching that appear to be sufficiently systematic for use with a digital computer.

Although both are topological in character, there would appear to be little that is common between the "extraction" algorithm and the Urbano-Mueller algorithm.⁶ The basic idea behind the latter algorithm is that the determination of an irredundant cover of a given cubical complex K of an n -cube is made to depend upon the determination of an irredundant cover of some smaller complex generated by a subset of the vertices of K . This is accomplished by finding for every vertex v_i of K the set of cocycles that cover v_i (called the basic star of v_i) and removing from consideration all vertices of K whose basic stars contain other basic stars as proper subsets.

One final remark. It remains true that the proof of any pudding is no matter how artfully it is conceived, lies in its eating. The "extraction" and sister algorithms have proved their workability beyond any shadow of a doubt; the same remains to be said of others. Perhaps in the final analysis it is only by measuring the degree of success achieved by its computer program that one should attempt to judge the merit of an algorithm.

Several minor typographical errors were noted, especially on pages 62, 63. On page 66, line 11 from the bottom, "cost $u \leq$ cost v " should read "cost $u \geq$ cost v ."

T. H. MOTT, JR.
RCA Laboratories
Princeton, N. J.

¹ W. V. Quine, "The problem of simplifying truth functions," *Am. Math. Monthly*, vol. 59, pp. 521-531; October, 1952.

² M. J. Gazale, "Irredundant disjunctive and conjunctive forms of a Boolean function," *IBM J. Res. & Dev.*, vol. 1, pp. 171-176; April, 1957.

³ T. H. Mott, "Determination of the irredundant normal forms of a truth function by iterated consensus of the prime implicants," *IRE TRANS. ON ELECTRONIC COMPUTERS*, vol. EC-9, pp. 245-252; June, 1960.

⁴ S. R. Petrick, "A Direct Determination of the Irredundant Normal Forms of a Boolean Function from the Set of Prime Implicants," AF Cambridge Research Center, Bedford, Mass., TR-56-110; April, 1956.

⁵ E. J. McCluskey, "Minimization of Boolean functions," *Bell Sys. Tech. J.*, vol. 35, pp. 1417-1444; November, 1956.

⁶ R. H. Urbano and R. K. Mueller, "A topological method for the determination of the minimal forms of a Boolean function," *IRE TRANS. ON ELECTRONIC COMPUTERS*, vol. EC-5, pp. 126-131; September, 1956.

Encoding of Incompletely Specified Boolean Matrices—T. A. Dolotta and E. J. McCluskey, Jr. (*Proc. WJCC*, pp. 231–238; May 3–5, 1960).

The authors consider a synthesis problem exemplified by the design of a control element for a digital machine. The control element considered is to consist of a combinational logical network with p output lines and n input lines. The p output lines are to provide the control signals for the machine, and the n input lines are to contain the operation code for a given one of m different instructions (where $m \leq 2^n$). The paper considers a systematic procedure for assigning the operation code representation to each of the m instructions, with a view toward minimizing the combinational network.

The p output functions are written in the form of an $m \times p$ matrix, where each matrix element is a 0, a 1, or a ϕ , the latter symbol designating "indifferent" outputs. Specific rules are provided for simplifying the matrix, basically resulting in the reduction of the number of columns in the matrix. The assignment of n -bit numbers to the m rows of the simplified matrix follows. In general the procedure appears very efficient, and in some cases it results in a network which can be shown to be minimal. Examples are also given; the major example is taken from a previous paper on this subject and results are compared. This example does not exploit the technique fully, and a further example would have been of interest. The principal advantage of the methods presented is their systematic nature which lends itself to implementation by computer programs.

The material is very well presented, and considerable care has been taken in the preparation of the paper. The reviewers suggest that the paper might well serve as a guide for other authors in a field not noted for clarity.

I. L. LEBOW
T. C. BARTEE
Lincoln Lab.
Mass. Inst. Tech.
Lexington 73, Mass.

Machine Analysis of Switching Circuits—P. P. Parkhomenko. (*Automation and Remote Control*, vol. 20, April, 1959; English translation published January, 1960.)

The Analysis and Synthesis of Certain Discrete Contactless Circuits—I. Rameev and Yu. A. Shreider. (*Automation and Remote Control*, vol. 20, January, 1959; English translation published July, 1959.)

Minimization of the Boolean Functions Characterizing Switching Circuits—M. A. Gavrilov. (*Automation and Remote Control*, vol. 20, September, 1959; English translation published January, 1960.)

The three papers reviewed here appeared in the English language version of the Soviet journal, *Avtomatika i Telemekhanika*, which is published by the Instrument Society of America with the aid of a grant from the National Science Foundation. The number of references to American authors in the bibliographies of these papers indicates the familiarity of Soviet authors with American works; the relatively few references to Soviet papers in the bibliographies of our journals may indicate some lack of communication in our direction. Readily obtainable translations of Soviet journals such as this monthly could help alleviate this situation.

The first paper, "Machine Analysis of Switching Circuits," is devoted primarily to a description of the Soviet IAT AN SSR, a special-purpose digital machine which has been constructed to analyze automatically the operation of relay circuits. The first section of the paper presents a brief discussion of several prior machines of this type, including the familiar (to American readers) Shannon and Moore relay-circuit analyzer,¹ as well as the Soviet machines of Tsukanov and Rodin.

The IAT AN SSR is then described. This machine has the capacity of analyzing relay circuits of up to twenty elements. (A description of an earlier model may be found in Gavrilov.²) Physical models of the circuits to be analyzed are used, being implemented by means of a plug-board and the necessary components. Outputs from the machine are from either lights or a printer. Parkhomenko describes the basic philosophy of the machine in some detail, including the algorithm which is used to determine the structure of sequential circuits.

Several block diagrams and photographs illustrating the integral parts of the machine are included.

The last section of the paper sets forth some possible future applications, including the analysis of circuits composed of solid-state elements (by constructing an equivalent relay circuit), comparison of relay circuits, evaluation of logical expressions, and automatic quality control. Parkhomenko also looks forward to the synthesis of switching circuits using general-purpose computers; this reviewer is in accord.

It is interesting to note that the IAT AN SSR was chosen for a Grand Prize at the 1958 Brussels exposition.

The second paper, "The Analysis and Synthesis of Certain Discrete Contactless Circuits," discusses the design of diode switching circuits for the Strela computer, although the circuits and techniques described are quite general and conventional. The synthesis and analysis is based on a "variant of the ordinary Boolean algebra, and not less simple than this latter."

This paper actually provides an introduction to conventional AND and OR gate diode circuits, and a description of some basic techniques for the analysis and synthesis of combinational circuits using the propositional calculus. The explanation of the use of the formulas of the propositional calculus to analyze switching circuits, the illustrations of the physical realization of the operations on variables, the assignments of the symbols 0 and 1 to the two values of potential used as signals, and the derivation of a system of formulas describing a circuit, etc., will appear familiar to a follower of current switching theory literature, but the basic ideas are developed clearly, with maturity in the presentation and a reasonable amount of rigor.

In the later sections the authors present a systematic technique for deriving a formula of the propositional calculus which describes or corresponds to a given physical network, and for converting this formula to what is generally referred to as *canonical* or *expanded normal form*. Following this there are some remarks on simplification, each of which is motivated by means of a specific circuit. Again, the presentation is at an introductory level. One point may be noted: Fig. 9 shows a simplified version of the circuit in Fig. 8, but Fig. 9 may also be simplified, with a saving of 4 diodes and a corresponding reduction of two levels in circuit complexity.

The article ends with the design of a full adder using only diode logic: first, two single-output circuits are designed, one for the sum output and one for the carry output; this is followed by a three-level, multiple-output, full adder. In all, this paper presents nothing new but is an excellent introductory article to diode logic.

The third paper, "Minimization of the Boolean Functions Characterizing Switching Circuits," is by M. A. Gavrilov, a leading name in Soviet switching literature. This paper may be divided into two sections; the first deals with the minimization of single Boolean expressions in normal (disjunctive) form, and the second with the synthesis of a class of sequential circuits. The bibliography of this paper shows that the author is conversant with American switching literature; 10 of the 18 references are to American authors.

The minimization technique proceeds, as does the Quine technique which is referenced, in two steps: first, a set of minimal terms is derived from the expressions to be minimized, and second, a subset of these terms is selected. "Forbidden input states" and "indifferent output states" ("don't cares") are nicely handled in both the written description and symbology. Gavrilov's approach is straightforward: least number of literals is the criterion for minimality; the first theorem asserts that the minimal expression must consist of minimal product terms (prime implicants, in effect); the first procedure for deriving these terms consists of generating all product terms in the input variables, starting with single variables and adjoining variables and their complements while testing each new term to see if it "realizes" an input state which should cause a 0 output. The shortest terms which do not realize forbidden inputs are the minimal terms. All of this is nicely developed and explained; some is an extension of previous work by Gavrilov.

The selection of terms for the minimal expression(s) is effected using the technique described by Petrick³ and McCluskey,⁴ which consists of forming a product-of-sums expression describing the prime implicant table for the problem and converting this to sum-of-products form. For some reason, the set of necessary terms,

¹ C. E. Shannon and E. F. Moore, "Machine aid for switching circuit design," *IRE Trans. Inform. Theory*, vol. 41, pp. 1348–1351; October, 1953.

² M. A. Gavrilov, "A survey of research in the theory of relay networks in the USSR," *Proc. Internat. Symp. on the Theory of Switching*, April 2–5, 1957, in "The Proceedings of the Computation Laboratory," Harvard University Press, Cambridge, Mass., vol. 29, pp. 26–53; 1959.

³ S. R. Petrick, "A Direct Determination of the Irredundant Forms of a Boolean Function from the Set of Prime Implicants," AF Cambridge Res. Center, Bedford, Mass., Tech. Rept. No. 56–110; April, 1956.

⁴ E. J. McCluskey, "Minimization of Boolean functions," *Bell. Sys. Tech. J.*, vol. 35, pp. 1417–1444; November, 1956.

or core, is not removed first. In both of the sample problems illustrated, removal of the core will obviate the need for the more complicated symbolic procedure.

The second theorem and its use in the minimization procedure is new, at least to the reviewer, and of interest. The theorem asserts that "a Boolean function expressed with normal form F' , which has one or several terms of length less than minimal, that is, terms which realize not only all the f_i , but also certain f_0 , can be taken to a normal form which realizes only f_i if, for the conditions f_0 mentioned above, one sets up one of the partial minimal forms Ψ and then takes the product $F'\Psi$." (The f_i are product terms corresponding to inputs which shall yield l outputs, and the f_0 should yield 0's.) The paper then shows how under certain constraints, which are quite severe, the product $F'\Psi$ will be a minimal form (an irredundant normal form). As Gavrilov states, this algorithm will not generally be useful in deriving minimal forms, but it may be used to speed up the process of shortening the forms. (It could then be followed by some other procedure such as consensus taking.⁵)

The remainder of the paper presents a procedure for the conversion of a table containing the statement of a sequential circuit problem, to a set of minimal expressions, each expression describing a particular output line. This section of the paper contains references to previous works of Gavrilov and other Soviet authors, which may not be readily available to American readers, and in several cases there are gaps in the description which are to be filled in from these papers. A little study of the many tables will make the procedure clear, however. (Supplementary information may be found in [2] and [5].) The expressions for the output lines are simplified using the techniques in the first section of the paper; again only normal forms are used and the expressions are minimized singly.

T. C. BARTEE
Lincoln Lab.
Mass. Inst. Tech.
Lexington 73, Mass.

⁵ S. H. Caldwell, "Switching Circuits and Logical Design," John Wiley and Sons, Inc., New York, N. Y., ch. 12; 1958.

Symmetric Switching Functions, Matrix Logic V—E. J. Schubert. (*Communications and Electronics*, pp. 1083–1087; January, 1960.)

The main, sparsely treated points randomly scattered through this paper seem to be:

1) The number of minterms of an ordinary symmetric function is given by the binomial coefficient $\binom{p}{k}$, giving the number of combinations of p variables taken k at a time. An ordinary symmetric function is one whose value is a one if and only if exactly k inputs are one. Also, each variable must occur as often as every other.

This is a special case of the more general rules given by McCluskey.¹

2) There are two classes of symmetric functions, ordinary¹ and threshold. The latter are functions defined as one for k or more inputs equal to one.

This completely neglects symmetric functions other than threshold functions with more than one a -number.² A classic symmetric function left out, for example, is sum modulo two of three or more variables. Multiple nonconsecutive a -numbers are perfectly valid consequences of Shannon's definition of a symmetric function as one invariant to any permutation of the variables. The existence of such functions is completely implied by the rules given by McCluskey.¹

3) Ordinary symmetric functions and threshold functions are mutually related, and one class may generate functions of the other class.

This statement is carefully worded, and together with the derivation given in the text, gives but slight hint to the limited nature of the statement. Properly qualified, the statement says very little.

4) A function of p variables with value one only if k inputs are one may be equivalent to another function with value one for exactly $p-k$ variables. This is specialized in an equation showing the relations for threshold functions.

¹ E. J. McCluskey, "Detection of group variance or total symmetry of a Boolean function," *Bell Sys. Tech. J.*, vol. 35, pp. 1445–1453; November, 1956.

² C. E. Shannon, "A symbolic analysis of relay and switching circuits," *Trans. AIEE*, vol. 57, pp. 713–723; 1938.

This has been noted by Caldwell³ in a more clear and precise fashion.

5) The intersection of two symmetric functions with different a -numbers is zero.

Shannon² has pointed this out.

6) The intersection of a threshold and ordinary symmetric function yields the latter only if the threshold of the former is higher than the a -number of the latter.

This is an error. The exact opposite is true.

7) The union of two ordinary symmetric functions of the same variables is not a symmetric function because it does not satisfy McCluskey's second rule.¹

This is incorrect but understandable since the author ignores multiple a -number functions except threshold ones. However, such slight mitigation is overridden by the completely erroneous statement that rule two is not satisfied. If all variables occur the same number of times in each of two functions, they will still be equal present in the union of the functions.

8) An expansion theorem for two symmetric functions in cascade is given.

This has been done more generally by Grea.⁴

9) Cascaded symmetric switching circuits do not perform symmetric functions.

A simple counterexample is two AND's cascaded; each alone symmetric, and cascaded they form a symmetric function: $(A \cdot B) \cdot C$.

10) A chart method is proposed for detecting symmetric functions by mapping all possible a -numbers on a Veitch diagram. Plotting the 1's of a function on this allows the careful observer to note whether the 1's all fall on all instances of a particular a -number. From this, synthesis for totally symmetric or for simple cases of near-symmetric functions is meagerly described.

This method is similar to Caldwell's map method³ initially, but fails to use a Karnaugh map and loses the power of detecting patterns. It falls considerably short of the methods of Marcus⁵ and McCluskey.¹

There are a few other irritations in this short paper.

The author states out of context, and without explanation or further reference, that the complexity of a symmetric function is characterized primarily by the term k (the a -number). The relationship is not apparent.

The author consistently confuses the equation for the number of combinations of p things taken k at a time with a Boolean equation

"A proposition being true for any combination of p things taken k at a time . . .," or "Any function of p variables may be expressed by equation 1 . . ." where equation 1 is for pCk .

There is an error near the top of page 1085: Table III, line 1 should be referred to, not Table I, line 13.

The abstract and conclusion claim a method is developed for logical design with symmetric functions and the merits of solid-state logical elements performing threshold functions are revealed. But not only are the (questionable) merits of electronic devices performing symmetric functions not revealed, no logical design method nor any attendant minimality for symmetric functions is discussed. Methods for detecting symmetric functions (the key problem of finding the variables of symmetry is ignored) are far removed from a general logical design method for synthesizing arbitrary functions with a few symmetric ones as basis within some sense of minimality. This broad and profound problem cannot be passed over or "solved" in so cavalier a manner. In the lone example of the appendix, the author indicates either he does not feel restricted to symmetric functions in his synthesis, or for some reason uses symmetric notation only partially.

JOHN EARLE
IBM Corp
Poughkeepsie, N. Y.

³ S. H. Caldwell, "Switching Circuits and Logical Design," John Wiley and Sons, Inc., New York, N. Y., p. 259; 1958.

⁴ *Ibid.*, p. 257.

⁵ S. H. Caldwell, "Recognition and identification of symmetric switching functions," *Commun. and Electronics (Trans. AIEE)*, vol. 73, pt. II, pp. 142–146; May 1954.

⁶ M. P. Marcus, "The detection and identification of symmetric switching functions with the use of tables of combinations," *IRE TRANS. ON ELECTRONIC COMPUTERS*, vol. EC-5, pp. 237–239; December, 1956.

SEQUENTIAL SWITCHING CIRCUIT THEORY AND ITERATIVE CIRCUITS

Matrix Algebra of Sequential Logic, Matrix Logic III—E. J. Schubert. *Commun. and Electronics (Trans. AIEE, vol. 78, pt. 1), no. 46, pp. 1074-1079; January, 1960.*

This paper is the third in a series by the same author, in which a method of analysis is presented for deriving the behavior of networks of digital elements. The author purports to show how the matrix algebra developed in his first two papers^{1,2} for combinatorial (*i.e.*, combinational) networks may be extended to apply to the analysis of sequential networks as well. A solution is also presented to the "synthesis" problem, which the author cites as the ultimate goal of the analysis, and defines to be, "A direct routine for synthesis of a network in order to produce a certain output sequence for a specified input sequence." Applied to the design of sequential logic, the author claims that his algebra has the advantage of "a complete and explicit representation of a net adaptable to computer routines." Also, "the simplicity of the matrix algebra in sequential logic appears to be advantageous over other presently known concepts."

No attempt will be made to describe here the notation and rules of the algebra. Suffice it to say that it bears little relation to conventional linear matrix algebra either in notation or postulates. Thus, a familiarity with the contents of the earlier papers is assumed and necessary for the understanding of this third one. The careful reader will also find it necessary to supply several missing assumptions, rules of manipulation, and proper interpretations of the symbolism employed.

With these assumptions, rules, and interpretations, the development is valid, and offers a procedure of analysis for determining the output of a sequential network, given the network and the input. (The initial state is assumed to be $00 \cdots 0$, and the input sequence finite.) This aspect of the analysis problem has never been considered to be a really difficult one, however, and was adequately solved in less intricate mathematical language by Huffman, Moore, and Mealy, references which were cited by the author. Other less completely solved aspects of the analysis question concerned with equivalence, inverse networks, dependence on initial state, effect of network cascading, etc., are not discussed here. While the procedure offered may conceivably have some advantage over the essentially tabular methods of Huffman, Moore, and Mealy for execution as digital computer programs, most users will favor less specialized language with a simpler set of rules. Consequently, it is difficult to agree with the author on the advantages he claims for his matrix algebra as a simple and complete analytical tool.

The "synthesis" problem which the author proposes to solve is a rather special case of the more general synthesis problems posed by Huffman, Moore, and Mealy. In the more general problem, the specifications require the network to transform whole families of input sequences into output sequences, not just a single input sequence into a single output sequence. Further, limiting assumptions which force the network to start in a fixed initial state and to operate with fixed-length input sequences are not usually imposed. Finally, when synthesis is identified with the logical design process, a constraint of economy is imposed: the network realization which satisfies the specifications must not be flagrantly wasteful of logical or storage elements. The solution for the special case treated in this paper is obtained by a process of "inversion" of the analysis equations. It is not clear whether the author realizes that this process is not unique. No mention is made of the state-assignment or state-reduction problems, and no criterion is proposed as to what constitutes a satisfactory realization. In any case, the recommended network form is highly redundant in storage elements. It consists of a register for serial-to-parallel conversion of the input sequence, followed by the usual model of a sequential network—a multi-output combinational net with some of the outputs fed back to inputs through delay ele-

ments or flip-flops. Thus, the synthesis method presented applies to a very special case, is not really complete, and leads to an unnecessarily wasteful realization.

The presentation builds up the algebra gradually through a consideration of successively more general network forms and a series of examples. The author observes that the examples are illustrative and elementary, and they do indeed help to explain the notation. They are unfortunately too elementary to reveal any virtues of the algebra as an aid to analysis or synthesis. Also, the necessity of some of the earlier assumptions in the paper is not too clear. For example, the restriction in Section 1, that all input sequences must start with a "1," seems artificial in view of the assumed synchronism (sampling over a fixed input word), and no direct use was made of the assumption in the balance of the exposition.

In short, the paper contains no original contributions to the theory or practice of sequential circuits, except the development of a specialized matrix algebra for the analysis of these circuits. The author's claims for the advantages of this new algebra for analysis and synthesis do not appear to be substantiated.

WILLIAM H. KAUTZ
Stanford Res. Inst.
Menlo Park, Calif.

A Theory of Asynchronous Circuits—D. E. Muller and W. S. Bartky. (*Proc. Internatl. Symp. on the Theory of Switching*, April 2-5, 1957, in "The Annals of the Computation Laboratory," Harvard University Press, Cambridge, Mass., vol. 29, pp. 204-243; 1959.)

Many designers feel that there are definite advantages (chiefly greater speed) in operating digital circuits asynchronously; however, because it is very difficult to design asynchronous circuits so that they will operate properly when constructed with practical devices most designs are basically synchronous. The authors address themselves to the problem of synthesizing suitable circuits; however, this paper is devoted solely to the development of mathematical models. Although the paper is over three years old at the time of review, very little additional development of these methods is available in published form (Bartky's paper¹ is available on a limited basis); this is undoubtedly due partly to the unconscionably long delay in the publication of the proceedings of the symposium. However, the reviewer knows of at least one rather complicated circuit which has been designed using these concepts.

The analysis is restricted to exclude any input changes and is closely related to analyses of "race conditions" in sequential circuits. An elaborate mathematical model is constructed for a very general class of acceptable circuits and a large number of new concepts are introduced. However, in order to simplify the analysis, further restrictions are introduced during the development. Thus, the original class considered (speed-independent circuits) requires only that the circuit move from its original state either to a unique state in which it is in equilibrium or to a buzzing condition in which it must remain indefinitely, *i.e.*, until an input is changed.

The restrictions to "semi-modularity" and finally "modularity" also allow this buzzing condition (and simultaneous changes of signals at two or more nodes) but restrict the possible sequences of changes. In essence they say that if the circuit can get into or out of a particular state by signal changes at either of two nodes, then the states corresponding to changes at both nodes exist and can be arrived at in a sequence of changes.

The authors introduce several concepts, in particular *C* state and *C* signals, which clearly may be useful in simplifying the description of all possible circuit actions. However, an evaluation of the significance of these tools will have to be made on the basis of their usefulness in circuit synthesis and must await further publications.

T. H. CROWLEY
Bell Telephone Labs., Inc.
Murray Hill, N. J.

¹ E. J. Schubert, "Matrix analysis of logical networks," *Commun. and Electronics, Trans. AIEE*, vol. 77, pt. 1, no. 35, pp. 10-13; March, 1958. (Reviewed by E. J. McCluskey, Jr., *IRE TRANS. ON ELECTRONIC COMPUTERS*, vol. EC-8, p. 505, December, 1959.)

² E. J. Schubert, "Matrix synthesis of high-speed logic," *Commun. and Electronics (Trans. AIEE)*, vol. 78, pt. 1, no. 41, pp. 4-8; March, 1959.

¹ W. S. Bartky, "A Theory of Asynchronous Circuits III," *Digital Computer Lab., University of Illinois, Urbana*, Rept. No. 96; January 6, 1960.

The Logic of Fixed and Growing Automata—Arthur W. Burks. (*Proc. Internatl. Symp. on the Theory of Switching*, April 2–5, 1957, in "The Annals of the Computation Laboratory," Harvard University Press, Cambridge, Mass., vol. 29, pp. 147–188; 1960.)

The first five sections of this paper are a continuation of a subject developed at the University of Michigan, Ann Arbor, beginning with the paper by Burks and Wright.¹ The concept "fixed automaton" (alias "finite automaton") is defined in the paper in a way that makes it almost synonymous with "logical net." It is only in the last, or sixth, section that the author takes up growing automata.

Although symbolic logic is used in the description of nets, the paper is meant to be read by practicing engineers rather than by symbolic logicians. By and large, the material is introductory in nature; there is no attempt to present difficult mathematical problems.

It is shown that finite input-output tables, of the kind which are known to be capable of describing switches (or combinational nets), are capable of describing those nets with delays that have no cycles. These tables, even for cycle-free nets, are impractical and the author considers it natural and necessary, at that point, to bring in information about the delay states of the net. This leads to state graph description, or, as it is characterized in this paper, the transition-table description. These are developed as matrices, and various operations on matrices are shown to be interesting. One of these is a test to find out which states are *inadmissible*, relative to a given state. (A state S' is inadmissible relative to a state S , if there is no sequence of inputs that will take the net from state S to state S' .)

An interesting contribution of the paper is the development of a concept of duality nets. The use of this concept in propositional logic is well known, and it is an easy matter to apply it to nets without delays. The technique used in the paper is to let the dual of a delay element be another delay element having the opposite time-zero output. Time zero being the initial instant of time, the output of the delay at time 0 is arbitrarily set at either 0 or 1. Of a set of two dual delay elements, one has an output of 0 and the other 1 at time zero. The reviewer finds it rather surprising that an interesting concept of duality results from this definition.

The discussion of growing (or potentially infinite) automata is rather brief. There are two kinds of concepts that are of interest: one is that of an infinite structure specified in advance, but having only a finite (but growing) amount of information at any time; the other is that of a growing structure that is finite at any time. In each case, it would seem to the reviewer, it is necessary to have the growth determined by rules, if the automaton is to be regarded as a deterministic device. An example of a computer having a growing serial storage is presented in detail.

ROBERT McNAUGHTON
The Moore School of Elec. Engrg.
University of Pennsylvania
Philadelphia, Pa.

¹ A. W. Burks and J. B. Wright, "The theory of logical nets," *Proc. IRE*, vol. 41, pp. 1357–1365; October, 1953.

PATTERN RECOGNITION AND LEARNING THEORY

The Historical Development and Predicted State-of-the-Art of the General Purpose Digital Computer—C. P. Bourne and D. Ford. (*Proc. WJCC*, pp. 1–21; May 3–5, 1960.)

This paper presents "scatter" diagrams and graphs for the more usual quoted characteristics of about 300 computers. These collections of data are also discussed. Two graphs showing the number of different types of computers built per year and the total number of different types of computers developed to date are shown. There are eighteen scatter diagrams showing the number of addresses per instruction, the number of index registers per machine, the internal clock rate per machine, and the total memory size. Various figures of this type are plotted on the scatter diagrams against their year of development. The charts cover the years from 1944 to somewhat past 1950 and thus cover machines yet expected to be finished.

I was not able to notice anything unusual from looking at any of the data. Probably the most impressive thing is that over 250 differ-

ent machines have been developed in a period of fifteen years, over 80 per cent having been developed in the last seven years. The number of machines being developed per year has leveled off since 1952 at about 25 machines per year.

The scatter diagrams are so scattered that they do not really tell very much that a person skillful in computers would not already be pretty well aware of. They show that the predominant number of machines uses single-address instructions. They show that most machines with index registers tend to have about ten such registers. The rest of the diagrams concerning operating times, the number of bits per word, and the size of the memory are spread over such a wide range (usually more than three to one) that no conclusions can really be drawn. This is not actually very surprising because the number of bits in a memory (or word) does not really say much about the usefulness of the memory unless the speed of the memory and the nature of the instructions used with the memory are known. With core memories it has been possible to make machines with less than 3000 bits of memory which compete with drum memories containing five and in some cases ten times as many bits.

To make meaningful comparisons one needs to plot figures of merit for the various machines rather than the raw data as has been attempted in this paper. Even then, a statistical approach to such a new and dynamic situation may not be very meaningful. In the question of pulse rates, for example, I know of machines which execute as few as two logical (AND or OR) operations per pulse time while in another machine (under development) that I am familiar with there can be as many as twenty-four logical operations between pulse times. Thus a pulse rate may make an error of five or ten to one in expressing the effective speed of the circuit. This matter is further complicated by the fact that some machine designers speak of pulse rate as a period between the repeated impulses of a given clock phase while other designers express the clock rate as this figure multiplied by the number of clock phases used.

Two of the scatter diagrams, the number of memory speed levels and the type of high-speed memories, confirm what has been fairly obvious to most people in the field: 1) most machines have not gone beyond one or two levels in their memory hierarchy at the present time, and 2) while machines were largely designed with drum memories five years ago, most machines are now being designed with some form of core memory.

J. P. ECKER
Remington Rand Univa
Div. of Sperry-Rand Corp
Philadelphia, Pa.

Communications Within a Polymorphic Intellectronic System—G. P. West and R. J. Koerner. (*Proc. WJCC*, pp. 225–227; May 3–5, 1960.)

This expository paper is concerned with the RW-400 system which is made up of a highly flexible interconnected network of individual general-purpose computer modules, auxiliary storage device (buffer modules), and input-output modules. The authors ably describe the salient features of the Central Switching Exchange which affords communication between the various modules of the system. The switching exchange consists of transfluxor crossbar switches that can provide information transfer paths in either direction between many different pairs of modules simultaneously. A separate table look-up transfluxor memory device called an interrogation module is employed, which permits the programmer to specify, for interconnection, the various modules in the system by means of symbolic tags instead of by unique identification numbers determined by the physical connections of the modules to the crossbar switches.

The authors touch upon some of the interrupt features, which are all-important for efficient utilization of a computer network. One of these features is the use of a digital clock whereby an interrupt occurs at a predetermined time, but whether this requires knowledge on the part of the programmer of the times for various modules to complete various tasks is not stated. How the interrogation module is used to simplify the problem of interrupt-communication within the system is described rather sketchily, and it seems that the importance of the topic would warrant a more comprehensive treatment.

It is indicated how the accessibility of certain crosspoints of the switching exchange is restricted for the sake of program checking and how identical switch address tags can be used concurrently by two independent programs.

It would appear that the idea of a "telephone exchange" such as the authors expound for use in a computer network is a fruitful one and that it represents a valuable contribution to the design technology of computer systems.

J. L. SMITH
Natl. Bur. Standards
Washington, D. C.

Horizons in Computer System Design—Walter F. Bauer. (*Proc. WJCC*, pp. 41–52; May 3–5, 1960.)

The paper is primarily concerned with trends in the organization of computers and in methods for the development of system designs. As an introduction to these subjects, the author touches lightly on trends in circuit and component development, programming techniques and computing system applications. "Information systems" are singled out as the computer application area of the future. Such systems are characterized by continuous information and control exchange among humans, and computers and other devices.

As a result of development of the field of "information systems" applications the author visualizes the following organizational requirements for the computers of the future. The computers should have an internal control structure that will provide for versatile integration into a multicomputer and multiprogram system. The communication and control between men and computers operating in an "information system" should be improved. These systems should be designed to make better use of their large memories. Computers should be designed so they can be adapted to the problems of a customer. The author offers modular organization as one basic solution to most of these organization requirements. In addition, he recommends internal control provision for a hierarchy of system control and for microprogramming.

Most of the suggested organization requirements are provided in varying degrees and in different ways in the new computers that are expected to be operating in the next few years. However, the paper only cites two examples of these trends in computers other than the RW-400.

Queueing theory and computer simulation are two techniques that are suggested for system design analysis. The paper presents and discusses a process flow program for information systems design and a process flow diagram for application evaluation. These techniques for analysis and methods for design and evaluation have been and are being used in the development of the new generation of computers. Increasing effort is now going into this area of system design because of the pressure of commercial competition and because of the complexity of the over-all systems in which the computers must operate.

W. A. NOTZ
Natl. Bur. Standards
Washington, D. C.

Organization of Computer Systems—The Fixed Plus Variable Structure Computer—Gerald Estrin. (*Proc. WJCC*, pp. 33–40; May 3–5, 1960.)

In view of the present expectation that microminiature, millimicrosecond, two-for-a-penny logical components are just around the corner, it is of the utmost importance that radical changes in the logical organization of digital computers be studied energetically. Radical changes will be especially important if arithmetic and logical elements become as small and cheap as memory elements, and particular attention will need to be given to letting very many arithmetic units share a memory.

The particular point of attack discussed in this paper is that of a computing system which can be readily reorganized (manually or automatically) into one of a variety of problem-oriented special-purpose systems. It is assumed that an important set of problems exists for which problem orientation of the computer system more than overcomes losses in performance caused by built-in reorganizability.

More specifically, the subject system would consist of a fixed machine plus an "inventory of substructures." The fixed machine would be at least sufficient to permit communication with humans in

a satisfactorily sophisticated language. It would also contain complexes believed useful to most problems, and would grow in this respect when and if experience so indicated.

A detailed discussion is given of how the time necessary to evaluate a polynomial depends upon the number of multipliers available. A problem in combinatorics is mentioned in which computing time could be reduced by several orders of magnitude by an accumulator capable of variable radix addition. Unfortunately, no example is given of an actual problem whose solution would obviously be valuable and which would benefit from a special-purpose computer.

The idea of a general-purpose system which can be arranged to constitute a variety of special-purpose systems seems well suited to the important task of evaluating the potential power of special-purpose digital computers. It is to be hoped that concrete demonstrations of this power will soon be forthcoming.

R. B. LAZARUS
Los Alamos Sci. Lab.
Los Alamos, N. M.

Digital Computer Principles—book by Wayne C. Irwin. (D. Van Nostrand Co., Inc., Princeton, N. J.; 1960. 314 pages.)

This is a good, self-contained, up-to-date introduction to the engineering principles involved in present-day general-purpose digital computers. It is written at the level of a mature industrial technician or advanced college undergraduate, and does not pre-require any specially related technical background. It is quite complete for its relatively short body of textual material, interesting to read, and provocative enough at points to stimulate even the professional. The author's secrets are his talent for precision in a flowing style, a usually trenchant exposure of introductory level principles, and a highly complementary use of reading matter and charts, diagrams, and sketches. Except perhaps for one section, the book has the rare virtue among its kind of developing, with a minimum of ambiguity, both the language and to a significant extent the process of a large body of technology all within a short span of text. This book arose out of an industrial training course, but it seems well qualified to serve also as a self-study or undergraduate college text.

The over-all work is divided up into eleven sections covering, in order: methods of computation, logic, the mechanization of logic, memory systems, timing, the mechanization of arithmetic, control, input-output equipment, programming, the reduction of errors, and present trends. The book moves constantly from details towards the synthesis of a general system, which is probably the best method in an introductory work intended to appeal to a wide diversity of backgrounds.

The author has not included any problems. This is unfortunate because otherwise the book seems especially well arranged to make its ideas viable, a crucial characteristic for the class of readership it probably will enjoy. Also, a great deal would have been added if a good list of references had been included at the end of each section, instead of a single, integrated, and just-adequate bibliography at the end of the text.

In my opinion the book has one major feature that is rather dubious, the explanation of which follows. The author begins the book with a discussion of number systems and ways of doing arithmetic in machines. Then he goes on to say that since arithmetic is "logical," if a "digital computer is to solve arithmetic problems it must behave in a logical manner." He aptly points out the absence of precision in everyday English, and advances symbolic logic as the language with which computers must be designed and analyzed. Next come the truth tables and their concrete interpretation in the form of switching circuits. Then in Chapter 10 the focus of attention is turned from symbolic logic to the "Basic Notions of Boolean Algebra" with the statement that "there is a form of symbolic logic which can be applied with great advantage to the design of computers . . . Boolean algebra." Ten pages and one chapter later, Boolean equations are derived from truth tables and the usual remaining switching circuit aspects of Boolean algebra are taken up.

Now my feeling is that there is no justification for mentioning anything about symbolic logic at all. A straightforward exposition of the 2-valued Boolean algebra, or simply "switching algebra," is entirely sufficient, and furthermore, obviates lengthy commentaries on the rather exhaustive and slippery notions that one first encounters

in decent applied logic. Granted, the combined logical-algebraic approach adds an aspect of inherent interest. But if the logic is underdeveloped to save space, there is too much unnecessary vagueness that crops up in the backwash of transitions between the two areas. The book's use of logic does not seem to cause any real harm, because regardless of any significant confusion that might develop, the essential points all seem to straighten themselves out by Chapter 11, in which Boolean equations are derived from truth tables. It's just that the purpose of the book does not seem especially to merit the inclusion of a discussion of logic.

My final remark is that it is good to see a concise and instructive section on programming in an otherwise design-oriented computer book. The section is not long, but clearly points out the need for the computer engineer to know something about program structures and the relation between internal and external computer languages.

WILLIAM L. KILMER
Montana State College
Bozeman, Mont.

A Built-In Table Look-Up Arithmetic Unit—R. C. Jackson, W. H. Rhodes, Jr., W. D. Winger, and J. G. Brenza. (*Proc. WJCC*, pp. 239–250; May 3–5, 1960.)

The Arithmetic Unit described in this paper features the novel combination of a translation-type arithmetic with the translation ability of a random access memory. This system operates serially, taking a single decimal digit at a time from each operand to perform addition, subtraction and multiplication. The instruction determines the stored arithmetic table to be used (*i.e.*, addition or multiplication) by inserting a code into the first three digits of the memory address register. The digits, one from each operand, are used to make up the other two digits of the five-digit address. The result of the desired operation is then read from the table stored in the core memory. The arithmetic unit operating serially imposes no limit on the size of the operands and the result, the only restrictions being the memory space that can be allocated for these numbers. This system, by virtue of the fact that it was used in an engineering model of the IBM 1620 computer, is more than just a new idea. However, some of the limitations of such an organization should be mentioned.

The speed of this system, which is not mentioned in the paper, will be limited by the memory. Four memory cycles are required to add two decimal digits. Therefore, present memory techniques will limit this system to medium or slow speed computers.

The arithmetic operations use five memory address registers of at least twenty-five bits. If these registers were transistor-resistor logic registers (which they are not), one register would be equivalent to a single decimal digit adder (or subtractor). This comparison, although artificial, implies that the low cost depends on inexpensive registers as well as the table look-up mode of operation.

The paper presents a well-organized description of an interesting Arithmetic Unit, and what seem to be limitations today may not exist in the future.

A. W. ROBERTS
Bell Telephone Labs., Inc.
Murray Hill, N. J.

Use of a Computer to Design Character Recognition Logic—R. J. Evey. (*Proc. EJCC*, pp. 205–211; December 1–3, 1959.)

In a scheme for recognizing characters printed with magnetizable ink, the characters first pass an ac writing head which induces a field in the ink. Next, this field is sensed by a thirty-channel reading head in which channels ten apart are summed, so that the output is a set of ten time-dependent voltage waves. The outputs are sampled, quantized into seven pulses each (the font's strong leading edge provides horizontal registration) and stored in a 10×7 trigger matrix. To avoid the vertical registration problem, the patterns are tested for in ten vertical positions and the corresponding character trigger is set if the character is found in any. If two character triggers are set the pattern is rejected.

This paper describes the application of a digital computer to design the "logics" used to test the 10×7 trigger matrix for the fourteen characters to be recognized. The design is not automatic. The computer is used for testing logics designed by people and for recording various data of interest to the designers. It was also used to prepare from a set of ideal patterns (on a much finer grid) sets of patterns capable of incorporating the effects of both intentional variations of apparatus parameters and random aberrations in printing and reading. Logics were tested both against the theoretical noisy shapes produced by this program, and against real-life shapes as read on hardware model.

The logics were designed by hand, with repeated trials, starting from a set of "sure" bits for each character. These are bits found to be effective for recognizing that character. By cross-testing against the other characters, bits not effective in distinguishing the given character from others are eliminated from the set. After each modification of the logics they were tested against the theoretical and real-life shapes, performance being tabulated and certain errors resulting in detailed print-outs for the designers to examine. The process stops when the designer feels satisfied.

As noted by the author, use of the computer is restricted to simulating noisy character samples, handling the mass of data involved in evaluating logics and keeping the progress records of a practical task.

WORTHIE DOYLF
Lincoln Lab.
Mass Inst. Tech.
Lexington 73, Mass.

Symbolic Logic in Language Engineering—H. M. Semarne. (Published in 1960 as Engineering Paper No. 980 by Materials Research and Process Engineering, Douglas Aircraft Co., Santa Monica, Calif. 27 pages, 8 illustrations, $8\frac{1}{2} \times 11$. Presented at WJCC, San Francisco, Calif., May 2–6, 1960.)

"It is the object of the present paper to show how symbolic logic, as a tool, can be introduced gradually into the problems of information storage and machine searching and translation . . ." to quote from the author. The symbolic logic methods described depend upon fragmentation of a text into elements or propositions such as $a =$ "the hydraulic fluid is an organic phosphate ester." The message of the text is then expressed in a multi-argument logical function of such elements. These logical functions are claimed to be useful for information retrieval, analysis of data, and mechanical language translation. It should be noted that these general methods of logic in language for "data analysis" date back at least to Lewis Carroll. Also, for the past two years, Thyllis Williams at ITEK Corporation under NSF grant has been attempting to apply similar logic methods to retrieval. The author mentions the use of such interesting sounding methods as "truth matrix techniques," "group theoretical relations," "probabilistic weighting," and other devices for using or dealing with the logical functions. Unfortunately, the author does not give sufficient explanation to permit a reader to verify the appropriateness of these devices or to make use of them for the logic techniques described. Most of the paper is devoted to information retrieval, which is the primary area of the reviewer's competence. Here, where the author's presentation could be followed, the methods appeared to have doubtful utility for a variety of reasons. One important reason is that his method necessarily depends upon first preparing an exhaustive list of all the propositions that might ever be used. The author devotes only a few lines to this matter, and lightly dismisses it before noticing that such a list, being made of finite strings of words from a finite vocabulary, is nevertheless nondenumerably infinite. Thus, as a practical matter, such a list cannot be prepared. Neither does the author realize that such word-string propositions are incomparably more complex and intractable for use in retrieval than individual words or the more sophisticated but easier to use descriptors. If this problem of the propositions cannot be resolved, then the mere introduction of logic functions, which must be based on such propositions, cannot be of much use. Unfortunately, the paper abounds in loosely-worded provocative statements and allusions, which would be most interesting if true, but which are not further explained.

CALVIN N. MOOERS
Zator Co.
Cambridge, Mass.

DIGITAL COMPUTER SYSTEMS

Automatic System and Logical Design Techniques for the RW-33 Computer System—T. A. Connolly. (1960 IRE INTERNATIONAL CONVENTION RECORD, pt. 2, pp. 124-132.)

The R-W Logic Simulation Program—H. Adler, H. Jacobs, and J. Katz. (AIEE Conference Paper CP60-1063, presented at the AIEE Pacific General Meeting, San Diego, Calif., August 9-12, 1960.)

In spite of the differences in the titles of these two papers, they cover the same subject matter. The title of the latter is the more accurate. In the former paper principal application is to the RW-33 computer and in the latter paper it is the RW-400, but the subject matter of both papers is applicable to any computer which is designed in a certain systematic manner.

The possibility and need for using computers to assist in the design of computers has long been recognized. However, as yet very little has appeared in the literature which reports actual achievements in this direction. As recognized by the authors, the achievements reported in these two papers are far from the ultimate answer to computer design problems, but the papers nevertheless report an important and highly useful first step.

The authors do not claim to have "designed" one computer by means of another. Instead, what they have done is to develop a scheme for using a computer to check the logical design of another computer before this other computer is built. This result is accomplished by developing a computer program to simulate the interconnections of logical elements (AND circuits, OR circuits, flip-flops, etc.) of the computer under study.

There are several important steps to the checking process. First, the computer being designed is represented by a set of logical (Boolean) equations. Second, these equations are punched into cards with a suitable notation being used to represent the logical functions. Third, the data from the cards are entered into a computer which compiles from these data a "logic simulation" program. Fourth, the simulating computer causes appropriate initial conditions (initial settings of bistable elements) to be assumed for the simulated computer, and the simulating computer then proceeds through one or more time steps of operation of the simulated computer. Apparently, the number of time steps usually employed was the number required to execute one instruction in the simulated computer. Last, the simulating computer compares the conditions of the simulated computer at the end of the run with the conditions that the designer intends. If the comparison checks, it is assumed that the logical design is correct. If it does not check, the conditions of each bistable element can be printed to give the designer clues to the source of the error in logical design.

The authors point out that their logic simulation program can also be used to precheck programs as well as logic design. All that is necessary is to use a suitably large number of time steps of simulation. Program checking of this kind was actually done for a certain small earlier machine, the RW-41, but it was pointed out that the complexity and size of the RW-400 was too great for program checking of this kind to be practical even with an IBM 709 available. However, it should be observed that the simulation of one computer by another computer on an instruction-by-instruction basis is now common practice and appears to be a much more efficient means to check programs than to simulate detailed logic functions.

It should be understood, of course, that the actual simulation program is a very long and complex thing, and the authors do not attempt to present all of the details. An engineer or group of engineers wishing to prepare such a program of their own would get from the papers only a general outline of ideas and the assurance that productive results are obtainable.

Inasmuch as the first step in the logic simulation process is the preparation of logic equations, it follows that the usefulness of the scheme is dependent on the possibility of representing the computer by logic equations. Most presently successful commercial computers, for example, have much "hodge-podge" in their logical design, and it is difficult, if not impossible, to represent such computers by sets of logic equations. It will be interesting to observe, as time passes, if the need for logic simulation forces a more complete adoption of the logic-equation technique by those companies which so far have made only limited use of it.

R. K. RICHARDS
Consulting Engineer
Wappingers Falls, N. Y.

Two Theorems of Statistical Separability in the Perceptron—F. Rosenblatt. (Mechanization of Thought Processes, Natl. Phys. Lab. Symp. No. 10, Her Majesty's Stationery Office, London, Eng., pp. 421-450; 1959. In the U. S.: British Information Services, New York, N. Y.)

This paper purports to prove two theorems on the steady-state behavior of a class of perceptrons. While it may be unfair to demand at this stage of development of the perceptron a rigorous mathematical exposition, it is not unreasonable to ask for care in the presentation of mathematical ideas. There is such a conspicuous lack of care in defining terms and stating theorems that it casts a serious doubt (at least in the reviewer's mind) as to whether there is any nontrivial content in this paper.

The principal "results" are embodied in two theorems and their corollaries are stated but not proved. The author "proves" the theorems by a consideration of two special perceptrons. This causes the reader to wonder whether or not there exist more substantial examples. As statements are made without proof in the discussion, it is impossible to determine the veracity of the end results. In the reviewer's opinion there is little (if any) mathematical content in this paper.

In sharp contrast, we direct the reader's attention to a report by Keller¹ which shows the relation of the perceptron to general finite automata. As Keller remarks, there is too much emphasis on the analogy to human nervous systems with the subsequent morass of psychological and physiological terminology which tends to obscure the nature of the basic mathematical problem.

ALAN G. KONHEIM
IBM Res. Center
Yorktown Heights, N. Y.

¹ H. Keller, "Finite Automata, Pattern Recognition and Perceptrons," AEC Computing and Appl. Math. Center, Inst. of Math. Sciences, New York University, N. Y., March 1, 1960.

Self-Organizing Systems: Proceedings of an Interdisciplinary Conference—M. C. Yovits and S. Cameron, Eds. (Pergamon Press, New York, N. Y.; 1960. ix + 322 pages.)

This paperback book represents the official proceedings of an interdisciplinary conference on the subject of cognitional systems that was held in Chicago on May 5-6, 1959. The main body of this well-edited and well-reproduced work consists of 13 technical papers (averaging better than 20 pages apiece) contributed by 15 eminent researchers whose background includes the fields of philosophy, electrical engineering, physiology, and psychology. In addition, the book terminates with the text of an interesting after-dinner speech of a technical nature by Uttley concerning the mechanization of thought processes. Each paper is followed by a controlled discussion from among the nearly 400 people that attended the conference. The papers can be broken down into four ill-defined categories as follows: 1) perception of the environment (4 papers), 2) effects of environmental feedback (3 papers), 3) learning in finite automata (3 papers), and 4) principles of self-organizing systems (3 papers). The compendium contains two panel discussions with audience participation. The first of these serves to correlate the papers of 1) and 2), while the second serves to correlate the papers of 3) and 4).

Now the reviewer will treat the papers in what he considers to be a decreasing order of fundamentality—the most basic paper being discussed first. In no sense is this meant to de-emphasize the engineering significance of the last few papers to be mentioned. Because of certain incomparabilities pertaining to the abundantly complex relations between various papers, some of them will be discussed only in relation to others. Since the reviewer wishes to be fair to authors and readers, he points out that this arrangement is in no sense unique. Discussion of one paper in respect to another does not necessarily imply that the two are of the same stature.

Gordon Pask's paper, "The Natural History of Networks," falls into category 4) of the papers. He deals with, among other things, two very useful principles associated with self-organizing systems. These sound principles are: 1) in order to utilize the self-organizing nature of a system one must make certain compromises and become a "natural historian" (*i.e.*, one who makes comments on gross observed *interaction* between networks rather than comparing the

local physics of the individual networks), and 2) in synthesizing networks, which are to display self-organizing characteristics, there are conceptual difficulties which essentially force one to become a natural historian when looking at these constructed models. Such difficulties come to light only in the physical model. Both principles are well known in the social-humanistic sciences, but Pask has drawn an analogy that is useful to the more physical of sciences. From the ecological point of view, it seems clear to the reviewer that one cannot overestimate the importance of pure interactive processes—such is much of the business of human communication. In spite of its mathematical obscurity, the Pask paper deserves careful consideration from the engineering community.

In relation to Pask's paper, it is appropriate to consider D. T. Campbell's paper, "Blind Variation and Selective Survival as a General Strategy in Knowledge-Processes," which falls into category 3) of the papers. This cybernetic-minded psychologist, who is a proponent of the phenomena of serendipity, is of the very old joint-school of philosophy and psychology which believed, mistakenly, that a prerequisite to a study of epistemology should be a study of knowledge processes of the mind. In fact, the pragmatic philosophy of C. S. Peirce helped save much of philosophy from the sterilizing effect of psycho-philosophy. However, the study of knowledge processes has been a rich and fertile source of information for psychologists. Campbell studies self-organizing systems by using an analogy to Darwinian evolution, which in its turn describes an extension of quite ancient politico-economical ideas to biology. But it seems to the reviewer that Pask's treatment of self-organizing systems involves a certain analogy to Lamarckian evolution of the general nature of habit-taking. Hence a certain contrast exists between these models.

H. von Foerster's paper, "On Self-Organizing Systems and Their Environments," [category 1)], will also be considered in relation to Pask's paper. One of von Foerster's basic assumptions, also held by Pask, is that energy and information are weakly-coupled phenomena. In his *reductio ad absurdum* proof (questionably based on thermodynamic principles) of the nonexistence of self-organizing systems, von Foerster shows, rightly, the importance of environmental effects. The reviewer points out that, contrary to von Foerster's example on page 35, there is nothing logically *wrong* with a planetocentric system of astronomy. Acceptance of the heliocentric system is purely a matter of applying Ockham's Razor.

The reviewer considers the second most fundamental paper to be W. S. McCulloch's paper, "The Reliability of Biological Systems," which falls into category 4). McCulloch extends the results of an earlier paper, "Agathe Tyche,"¹ which deals with some aspects of errorology by means of probabilistic logics (*i.e.*, a calculus in which a function can be uncertain even when its arguments are not uncertain). Equally important, he describes a number of relations between various kinds of error-reducing redundancies (*e.g.*, redundancy of code, redundancy of channel, redundancy of computation and redundancy of potential command). The concept of the redundancy of potential command is closely related to Selfridge's "Pandemonium."²

The third most fundamental paper, "Computation, Behavior and Structure in Fixed and Growing Automata," was written by A. W. Burks, to whom Peircians owe so much. This paper falls into category 4) and deals exclusively with deterministic automata (*i.e.*, Turing machines). Burks interprets some of the results of recursive function theory in terms of Turing machines. Then he presents some results on "growing automata," which are concerned with an alternate definition of self-reproducing automata as given by von Neumann.³ However, his definition departs from known biological characteristics (*e.g.*, transit delays are lacking), and each cell of his has stronger primitives than von Neumann's more basic cell.

In respect to Burks' paper, the reviewer would like to mention three papers dealing with interesting deterministic models for learning processes. There is B. G. Farley's property-class model, which appears in his paper, "Self-Organizing Models for Learned Percep-

tion" [category 1)]. The details concerning the general problem solver of A. Newell, J. C. Shaw, and H. A. Simon are contained in their paper, "A Variety of Intelligent Learning in a General Problem Solver" [category 3)]. P. M. Milner's "learning" synapses are treated in his paper, "Learning in Neural Systems" [category 3)].

Next we will consider two statistical models for perceptual learning. F. Rosenblatt's paper, "Perceptual Generalization Over Transformation Groups" [category 1)], is one of the models for learning backed up by considerable experimental data (Farley deals also with much data). The work of Rosenblatt is certainly to be encouraged, although the reviewer believes that his approach is somewhat short-sighted. W. K. Estes' paper, "Statistical Models for Recall and Recognition of Stimulus Patterns by Human Observers" [category 1)], deals with simple pattern recognition by humans under laboratory conditions. A rather simple-minded statistical analysis of the data is undertaken by him. The last three papers deal with cybernetic aspects of biological structures. G. H. Bishop's paper, "Feed back Through the Environment as an Analog of Brain Functioning" [category 2)], deals with establishing that the complexity of organization in tissue should correlate with flexibility of behavior. S. Goldman's paper, "Further Considerations of Cybernetic Aspects of Homeostasis" [category 2)], treats of topics in the application of control system theory and information theory to a study of homeostasis. R. Auerbach's paper, "The Organization and Reorganization of Embryonic Cells" [category 2)], considers the process by which embryonic mechanisms are replaced by more sophisticated mechanisms of control and communication.

The reviewer has observed only three trivial typographical errors in the book, and he heartily recommends it to younger engineers as a primer for "the new trend."

A. A. MULLER
University of Illinois
Urbana, Ill.

A Self-Organizing Binary System—Richard L. Mattson. (*Proc. EJCC*, pp. 212–217; December 1–3, 1959.)

The number of technical papers dealing with various aspects of the pattern-recognition problem continues to increase in a more or less impressive if not gratifying manner. This paper, although the title does not readily suggest it, is concerned with pattern-recognition processes in which the pattern classes are determined by the so-called "linearly separated" Boolean functions.

The logical device upon which Mattson's model is based separates binary input combinations of the form $I_1 I_2 \cdots I_n$ into one of two classes according to whether the expression

$$T + \sum_{i=1}^n w_i I_i$$

is positive or negative, where T is an adjustable threshold and the w_i values are adjustable weighting factors. A useful geometrical interpretation is given in terms of the hyperplane

$$T + \sum_{i=1}^n w_i I_i = 0,$$

which divides the n -dimensional Boolean input space into two sets of points. By means of an iterative trial-and-error adjustment procedure, the values of T and the w_i , which determine the position and slope of the hyperplane, can be varied, and a mapping function which maximizes recognition performance can be obtained.

The author shows in a series of computer simulations that these mappings are useful in certain pattern classifications. Various printed characters represented on 5×5 , 7×7 , and 5×10 arrays of binary inputs are successfully distinguished in the presence of small amounts of complementation noise. Interestingly enough, the model also seems to work quite well in the final demonstration, that of distinguishing waveforms in noise, even though the waveforms are represented as sets of binary-coded rather than reflected-binary-coded numbers.

The paper is generally well organized and presented. It is unfortunate that the reader who wants to go into Mattson's work in more detail will find that the references given are not widely available.

W. A. CLARK
Lincoln Lab.
Mass. Inst. Tech.
Lexington 73, Mass.

¹ W. S. McCulloch, "Agathe Tyche," *Mechanization of Thought Processes*, Natl. Phys. Lab. Symp. No. 10, Her Majesty's Stationery Office, London, Eng., 1959. (Reviewed by H. A. Helm to appear in the March, 1961, issue of these TRANSACTIONS.)

² O. G. Selfridge, "Pandemonium, a paradigm of learning," *Mechanization of Thought Processes*, Natl. Phys. Lab. Symp. No. 10, Her Majesty's Stationery Office, London, Eng., pp. 513–531; 1959. (Reviewed by O. Firshein, this issue, p. 525.)

³ J. von Neumann, "The general and logical theory of automata," in "The World of Mathematics," Simon and Schuster, Inc., New York, N. Y., vol. 4, pp. 2070–2098; 1956.

Automatic Control by Visual Signals—W. K. Taylor. (Mechanization of Thought Processes, Natl. Phys. Lab. Symp. No. 10, Her Majesty's Stationery Office, London, Eng., pp. 842-855; 1959. In the U. S.: British Information Services, New York, N. Y.)

The first third of this paper is given to a compilation of highly desirable goals for visual pattern recognition and control systems. It is claimed that the techniques to be described in the paper will provide useful outputs for handwritten and printed input material. Such methods of machine synthesis, it is said, may read books, transcribing the printed version to a spoken version as a prosthetic aid to the blind. Further, not only will this system recognize such patterns successfully, but it may also be taught so to perform.

These are fine desiderata; unhappily they never seem to be realized in the balance of the paper.

The described system proposes an algorithm to classify simple line-drawings by evaluating functions which are derived from spatially quantized representations. Its philosophy is based on the computation of a function y which is simply related to the average value of all the quantized input signals and to the set of all signals possible in the array. Maximized values of y are claimed to lead to unique identification of patterns. Careful examination of the system reveals that what is being described (but is by no means apparent) is a variation of an old theme, template matching.

The proof given is for a restricted case in which all the nonzero input signals are equal. This is clearly a binary situation which unfortunately has no relevance to the two examples having nonequal signals which are given just prior to the proof. This irrelevance is not pointed out; one must discover it. Furthermore, the concluding remarks plainly state that the value of this system resides in the fact that it does not deal with binary signals.

The analysis presented seems to be more involved than its results warrant, and the expression preceding equation (2) is obscure at best. The expression following (2) appears to be in error; the quantity $-m/(m-j)$ should read $1-j/(m-j)$.

It is claimed that "all classified input patterns of equal intensity would give maximum y signals of equal amplitude. . . ." It is not made clear what is meant by "equal intensity." If one makes the reasonable assumption that the sums of intensity values are the same for different input patterns, then working out a simple example based on the required calculations denies the statement. If it is assumed that "equal intensity" means identical signals, then the case is trivial.

This paper is not overburdened with coherence, and it leaves the impression that something significant has been said, but one is at a loss to say just what.

L. D. HARMON
Bell Telephone Labs.
Murray Hill, N. J.

Pandemonium, A Paradigm for Learning—O. G. Selfridge. (Mechanization of Thought Processes, Natl. Phys. Lab. Symp. No. 10, Her Majesty's Stationery Office, London, Eng., vol. 2, pp. 513-531; 1959. In the U. S.: British Information Services, New York, N. Y.)

"Pandemonium" is a model which can adaptively improve itself to handle certain pattern recognition problems which cannot be adequately specified in advance. Examples of patterns taken from some set are presented to the model, and the model is informed each time as to which pattern has just been presented. After some time the model would guess correctly which pattern is being presented.

Pandemonium handles data in a parallel manner and consists of an assembly of quasi-independent modules arranged on four levels of processing: a data-storage level (image demons), a level on which computations are made on the data by "computation demons," a level of "cognitive demons," each of which weighs the evidence provided by the computation demons and "emits a shriek," and a decision level consisting of a decision demon which selects the cognitive demon which "shrieks the loudest."

Several kinds of adaptive improvement are discussed. "Feature weighting" consists of altering the weights assigned to the computation demons by the cognitive demons so as to maximize the score of the entire Pandemonium. The generation of new computation demons (sub-demon selection) is performed after the feature weighting operation has done its best. Then the computation demons with low worths are eliminated, and new computation demons are generated

by "mutating" the survivors and reweighting the assembly. Mutating is done by altering, at random, the parameters of one or more computation demons. "Conjugation," another way of generating computation demons, is performed by combining the output of two "useful" computation demons, say A and B , into one of the forms $A \cdot B$, $A \vee B$, $A - B$, etc. In addition to the feature weighting and mutation types of adaptation, a cursory exposition of organizational adaptation and a suggestion for unsupervised operation is given.

The Pandemonium concept has been applied to the problem of distinguishing dots and dashes in manually keyed Morse code. At the time of the symposium the program was being run on the IBM 704, and only partial results were available.

The most important features of the Pandemonium program are the emphasis on parallel-data processing, the use of an assembly of quasi-independent modules for modification purposes, and the willingness to build up complex structure by means of an empirical, evolutionary technique.

This scheme, as most other pattern-recognition schemes, should be quite dependent on the initial choice of pattern characteristics (computation demons). Furthermore, the generation of new computation demons by the conjugation process seems to be too limited and narrow a tool for the generation of *new* (independent) and *relevant* characteristics when old ones prove insufficient.

OSCAR FIRSCHEIN
Lockheed Aircraft Corp.
Sunnyvale, Calif.

CIRCUITS

Selected Semiconductor Circuits Handbook—Seymour Schwartz, Ed. (John Wiley and Sons, Inc., New York, N. Y., pt. 6, pp. 6.1-6.64 and pt. 7, pp. 7.1-7.51; 1960.)

Part 6 of this new handbook is devoted to switching circuits, while Part 7 is concerned with digital logic circuits. In the preface the editor states as a reason for the book, "The purpose of this handbook is to make available to the semiconductor circuit engineer a large selection of well-designed and reliable circuitry, as well as a comprehensive design philosophy text, as an aid in the design of circuits for electronic equipment and systems." Each part of the book is split into two sections. The first section is concerned with basic design problems, while the second section contains a group of specific circuits in which all circuit parameters are shown and, in some cases, some operational data are given. Each circuit also has a short write-up describing the various features of the circuit.

The first section of Part 6 is concerned with switching circuit design problems. A transistor equivalent circuit and a grounded-emitter collector characteristic is shown along with various dc parameter relations which are necessary for design. Included is an expression showing the temperature dependence of I_{co} . Next the Ebers and Moll equations for turn-on, turn-off, and storage times are given and there is a short discussion of these equations. This is followed by a discussion of the design of a saturating Eccles Jordan flip-flop and next the design of a nonsaturating Eccles Jordan circuit in which the transistors share a common emitter load. Two nonsaturating inverter circuits are shown. In one the collector is clamped in both directions; the other remains out of saturation because of a feedback diode from collector to base. A complementary emitter follower is also shown and discussed. The next topic concerns triggering flip-flops and three triggering methods are discussed.

Two blocking oscillators are shown. In the first, the transistor saturates, and collector-to-base feedback is used. Expressions are given for base and collector currents and pulse width. The second blocking oscillator uses emitter feedback, and the transistor is clamped out of saturation. This section closes with an illustration of a DCTL flip-flop and a short discussion of DCTL circuitry. The design of DCTL circuitry is covered in Part 7. Also presented is a short discussion of $p-n-p-n$ switches. The volt-ampere characteristic of a $p-n-p-n$ diode is shown, and a basic monostable and bistable amplifier are illustrated.

The second section of Part 6 contains twenty specific circuits submitted by different designers from many different laboratories. Included are eleven flip-flop circuits, five multivibrators, three blocking oscillators, two inverters, a Schmitt trigger, a DCTL clock source, and a differentiator and pulse-shaping circuit. Each circuit has a short write-up, and all circuit parameter values are shown.

The first section of Part 7 of this book discusses logic circuitry. Diode- and emitter-follower AND and OR circuits are shown and

briefly discussed. Next, the DCTL parallel and series gates are shown, design problems are discussed, and design equations are shown. The problems of the DCTL series gate are also discussed. This is followed by a discussion of the resistor transistor TRL circuit. Design equations are included. Also shown are diode-transistor gates which are similar to the TRL circuit, except that parallel diode inputs replace parallel resistor inputs. One of the diode-transistor gates illustrated employs a transformer for coupling a clock pulse. The last AND/OR circuits discussed in this section are the complementary current switching circuits.

The last part of this section describes and illustrates the logic of some binary counters and shifting registers. Specifically, a two-stage binary counter is shown in which diode AND circuits are used for coupling from flip-flop to flip-flop. Also shown is a faster counter employing carry look-ahead circuits to avoid the long delay required to ripple through all flip-flops in the counter. A block diagram of a shifting register is also shown. The last paragraph of this section discusses the inherent delay that is required in a self-gated flip-flop. A delay circuit is illustrated, and a self-gated DCTL flip-flop is shown.

The second section of Part 7 illustrates eighteen different logic circuits. Included are seven counter circuits, two shifting registers, two half adder circuits and two exclusive OR circuits. Also illustrated are a TRL block, a diode-transistor block, a diode-transistor matrix, and two current switching circuits.

Parts 6 and 7 of this book illustrate the different types of switching circuits that are used today. A considerable number of different circuits are represented and this information could be of value to people who require specific circuits for experimental work and do not care or do not have the time to design them. There is very little information given on the operational characteristics of the circuits. The sections on design procedures are short, and an inexperienced circuit designer will find them rough going. In the section on DCTL design, nothing much was said about the problem of base robbing which occurs when parallel loads are driven. Also the advantages silicon transistors offer in an increased on, off voltage margin are not discussed.

J. L. WALSH
IBM Corp.
Poughkeepsie, N. Y.

Integrated Magnetic Circuits for Synchronous Sequential Logic Machines—U. F. Gianola. (*Bell Sys. Tech. J.*, vol. 39, pp. 295-332; March, 1960.)

Since the publication of Wang and Woo's paper, "Static Magnetic Storage and Delay Line," ten years ago, much effort and sophistication have gone into the development of magnetic logic circuits without employing other nonlinear components. The shift-register type of circuits for synchronous sequential logic showed good promise. The recent trend of emphasis on integrated circuits attracted new interest to such circuits.

Gianola's paper is a significant contribution to this field. It is an excellent tutorial introduction and clearly spells out the pertinent properties, requirements, and limitations of core (single- and multi-aperture) logic circuits. The examples given in Section IV serve well to illustrate the ways and means of obtaining gain and providing unilateral transmission of signal in those circuits. The brief analysis included in the appendix provides a quantitative picture of operational conditions, as well as limitations on fan-out and operation speed.

The section on sheet logic contains fresh and interesting observations and deductions. Some of the items are in the category of "interesting and reasonably practical possibilities," as expressed by the author. Although practical, high-speed, fully integrated magnetic systems are not in sight, this reviewer shares the author's enthusiasm for future development in this area.

ARTHUR W. LO
IBM Corp.
Poughkeepsie, N. Y.

Negative-Resistance Elements as Digital Computer Components—Morton H. Lewin. (*Proc. EJCC*, pp. 15-27; December 1-3, 1959.)

In the first three pages of this paper an attempt was made to present a generalized discussion on the use of two-terminal negative

resistance devices as digital computer components. Since a two-terminal negative-resistance device, in general, may have a much more complex characteristic in nature than that of a tunnel diode, it becomes obvious that it was not the author's intention to discuss either the properties or the possible applications of a negative-resistance element in general. Consequently it appears that the first three pages served only as an introduction on a grand scale for this paper. Perhaps a more appropriate title for this paper might be "Tunnel Diodes As Digital Computer Components."

The qualitative description of various tunnel diode circuits such as threshold gates and inverters are adequate for the purpose of introducing a new device and some of its possible modes of operation.

In the paragraph under the title of unilateralization, the discussion is too brief for such an important subject. In the example where the inverter circuit or a threshold gate is driven by an elevated output, the presentation is so brief that it might lead one to believe mistakenly that this technique is applicable in a general form and is effective as the use of common rectifying diodes (or backward diodes) or the three-phase supply scheme for the "Goto-pair."

In the conclusion, the statement that the experimental results demonstrated reliable operation seems somewhat hasty. Since no figures of tolerance of components were given, and according to the paper all the currents from the power supply were adjusted for proper operation during the experiments, the definition of reliability is not clear here.

W. F. CHOW
Electronics Laboratory
General Electric Company
Syracuse, N. Y.

BIBLIOGRAPHY

- [1] W. F. Chow, *et al.*, "Tunnel diode circuit aspects and applications," presented at AIEE Winter General Meeting, New York, N. Y.; January 31-February 3, 1960.
- [2] W. F. Chow, "Tunnel Diode Digital Circuitry," presented at 1960 International Solid-State Circuits Conf., Philadelphia, Pa., February 10-12, 1960; also *IRE TRANS. ON ELECTRONIC COMPUTERS*, vol. EC-9, pp. 295-301; September, 1960.

On Microelectronic Components, Interconnections, and System Fabrication—Kenneth R. Shoulders. (*Proc. WJCC*, pp. 251-255; May 3-5, 1960.)

This paper can best be considered as a thought-provoking visit with an enthusiastic and imaginative colleague. It contains a valuable collection of ideas, suggestions and some wishful thinking about micro-computers. Except in passing, it neither reports nor claims to report details of existing experimental accomplishments. If the suggestion of a computer occupying one cubic inch and having 10^{11} active components tempts you to smile and pass on, don't. The author's basic objective is to suggest an answer to the question, "What kind of micro-computer technology should be ultimately practical with electronics?" instead of to the more usual question, "What is the best incremental advance from present techniques and devices?"

The ultimate device suggested combines thin film and vacuum tube technology with a field-emission vacuum tetrode one micro-square composed entirely of two refractory materials deposited on a passive substrate. Because of its small size most of the usual objections to field-emission electron devices are replaced by difficulties in fabrication. The paper includes, however, discussion of an electron or ion-beam machining technique that seems to hold great promise for integrated circuitry. The field-emission tetrode depends on the high fields around micro-points which eventually might be self-formed by the micro-machining techniques mentioned above. Reliability and stability are enhanced by use of only two materials (a refractory metal and a dielectric), by vacuum encapsulation, and by super-cleanliness in processing. No completed device of this kind exists but all the principles have been demonstrated, including those of micro-machining.

Although the paper is clearly device-oriented, the author has some intriguing notions for circuit and systems people on the one hand and for materials people on the other. Among the ideas discussed from the systems and equipment standpoint are the combination in one computer of complexity approaching that of the human neural system with speed of modern electronic technology and with portability. Another idea is the proposal to have connection modulation by which the computer determines and carries out much of its own wiring after the components are installed.

For the circuit and interconnection man the ideas range from electronic fabrication of circuits through electron beams and optical coupling using wide-band serial techniques down to an auxiliary computer to handle internal communications on a sampled-data basis. The author makes the interesting assumption that the connections associated with each active device in a practical micro-computer will require three times the volume of the active device, *i.e.*, three square microns multiplied by the combined device and substrate thickness.

A novel definition of a perfectly reliable device as one in which none of the material composing it is allowed to move or migrate leads to interesting speculations for the materials man. Among the ideas discussed are the reactive depositions of two materials, a single conducting material and a single insulator, from which the entire circuit and system are built. The advantages of high temperature reactions in high vacuum, and the nonavalanching bonus in dielectric strength enjoyed by submicron thin films of dielectrics, are also discussed.

Although the organization and style of the paper are not always entirely clear, and though many may challenge some of his assumptions, the author has successfully unfettered his imagination and stimulated ours.

PETER B. MYERS
Motorola, Inc.
Phoenix, Ariz.

Chemical Switches—B. K. Green, E. Berman, B. Katchen, L. Schleicher, and J. J. Stansbrey. (*Proc. Internatl. Symp. on Theory of Switching*, April 2-5, 1957, in "The Annals of the Computation Laboratory," Harvard University Press, Cambridge, Mass., pp. 316-325; 1959.)

This paper deals with the use of photochromic chemical material as switching devices. Two stable states (one colored and the other colorless) may be achieved by imposing a particular wavelength of light on the chemical material, ultraviolet light yielding a blue color and yellow light removing the color. Unfortunately, the major part of this paper deals with the chemical aspects of the particular photochromic material under investigation and contains only a brief qualitative discussion dealing with the switching or storage features. Along this line details are presented on very interesting laboratory experiments involved in forming membrane material and on the selectivity of these membranes.

Mention is made of the storage capacity of fabricated cells of photochromic material, the possibility of read-write cycles and the stability of the device, but only in a very brief and passing fashion. No comments are made regarding the fact that a switch of this type must have a short time constant and must be absolutely reliable. A further unanswered question which the authors do not discuss is whether the two stable states of color vs no color are actually achieved. In other words, does the yellow color actually produce a colorless state in the true sense or only approximate it?

LEON LAPIDUS
Princeton University
Princeton, N. J.

MEMORIES

Characteristics of a Multiple Magnetic Plane Thin Film Memory Device—K. D. Broadbent, S. Shohara, and G. Wolfe. (*Proc. WJCC*, pp. 97-103; May 3-5, 1960.)

Magnetic film devices are growing in both number and complexity as illustrated by this paper. It describes a multilayer magnetic film memory device which utilizes the magnetic field associated with the divergence of the magnetization to achieve preferential arrangements of the magnetization vectors.

This memory element operates on the same magneto-static energy principle as the multiaperture ferrite core^{1,2} devices and represents a magnetic film embodiment of the ferrite-type device.

The greatest significance of the paper lies in showing, apparently, that multilayers of magnetic, insulating, and conducting materials can be fabricated satisfactorily; such techniques are necessary to

obtain optimum performance and miniaturization from film devices.

Unfortunately, the authors were extremely sketchy in reporting information about the materials used, the procedures employed, and the results obtained. By calculating from the little data given, it is possible to get estimates of film and insulation properties and size.

However, the scientific value of this paper has been considerably reduced because of the lack of this information.

ARTHUR V. POHM
Iowa State University
Ames, Iowa

A Tunnel-Diode Tenth-Microsecond Memory—M. M. Kaufman (1960 IRE INTERNATIONAL CONVENTION RECORD, pt. 2, pp. 114-123.)

Tunnel diodes have many useful applications that may establish the device firmly in the semiconductor components area; however, memory applications appear to be the least promising area of tunnel diode use.

The paper presents a clear and obviously honest report of the important considerations required of the tunnel-diode characteristics for proper memory operation. Undoubtedly, their high-speed capabilities appear to offer an advantage in memory applications, but there are important limitations that would seem to prohibit their general use. All memory elements presently in use admittedly leave much to be desired and in fact represent compromises in speed, power, size and cost. Generally, a memory element prospers if in weighing these factors no overwhelming compromise is made. For example, the high current requirements of ferrite cores is offset by their zero standby power requirements. The low output voltage of thin films is offset by their inherent high-speed capabilities. The tunnel diode as reported in this paper has many disadvantages for memory applications with the possible high-speed operation its only redeeming feature.

The paper shows that the tolerances required of the tunnel-diode characteristics for memory use will not permit low cost units, at least not comparable to present memory elements. There appears to be no minimization of driving equipment or other conventional memory circuits that will offset the high element cost. The packing density even with the proposed unique design for the tunnel-diode elements results in a volume per bit that is at least two orders of magnitude greater than present memory elements. This last point gives rise to serious doubts that very high-speed operation can be achieved in a moderate size memory since the large volume per bit requires long drive and sense lines that will contribute to delays and increased memory-cycle time.

The parallel driving design described in this paper imposes large standby power requirements that may reduce margins. Even with the 5 milliwatt per bit maximum specified, a memory of 200,000 bits will dissipate a kilowatt of power and limit the packing density substantially. The packing density must be minimized to achieve high speed but cannot exceed the safe limits of heat transfer from individual elements. Although this standby power is considered by the author, no mention is made of the heat problem of an element that is continually being selected. The problem this imposes on minimum packing is important and must be considered in obtaining a realistic packing density.

The memory design described in the paper places the tunnel diodes in a parallel drive arrangement. Since it is possible to use a series design, some mention might have been made about its comparative value.

The author does demonstrate a general appreciation of memory requirements, and the discussion of the optimum tunnel-diode characteristics relative to the memory requirements is particularly good. For those interested in tunnel-diode memory design it should be a worthwhile guide.

R. E. McMAHON
Lincoln Lab.
Mass. Inst. Tech.
Lexington 73, Mass.

Unifluxor: A Permanent Memory Element—A. Renard and W. J. Neumann. (*Proc. WJCC*, pp. 91-96; May 3-5, 1960.)

The Unifluxor is an interesting permanent memory element. The technique used to vary the inductive coupling between the input and the output is quite clever. It presents a fresh solution to the problem of how to modulate this coupling.

¹ J. A. Rajchman and A. W. Lo, "The Transfluxor," *PROC. IRE*, vol. 44, pp. 321-332; March, 1956.
² N. F. Lockhart, "Logic by ordered flux changes in multipath ferrite cores," 1958 IRE NATIONAL CONVENTION RECORD, pt. 4, pp. 268-278.

As Renard and Neumann state in their opening paragraph, the coupling between input and output may be either linear or nonlinear. Linear coupling may be provided by inductive, capacitive, or resistive techniques. The principal advantage of linear coupling is that, since no thresholds are involved, it is possible to work at any convenient power level. In some applications this can be quite important. The lack of a thresholding characteristic, however, imposes severe restrictions on the access circuits if the array size is at all large. Or, to say it another way, since nearly ideal address-selection switches are required, the cost per bit contributed by the access circuits will be quite high, as pointed out by the authors.

It is stated that one of the important design parameters is the "final amplitude of the current," in that it determines the spacings of the sense and drive strips. It would seem that in a linear system the signal-to-noise ratio would be independent of the drive-current magnitude. In fact, excluding pickup from external sources, this must be so.

The Unifluxor is capable of a rather high speed of operation. This fact, plus the apparent simplicity of fabrication, wide temperature range of operation, and wide range of operating currents should make the Unifluxor a valuable addition to the growing list of permanent memory elements.

ANDREW H. BOBECK
Bell Telephone Labs., Inc.
Murray Hill, N. J.

A Word-Oriented Transistor Driven Non-Destructive Readout Memory—T. C. Penn and D. G. Fisher. (*Proc. WJCC*, pp. 83–90; May 3–5, 1960.)

Penn and Fisher describe a transistor-driven nondestructive readout memory using a novel magnetic matrix switch with a three-aperture ferrite memory cell. The authors list a good set of references dealing with the multiaperture devices and admit that their scheme "superficially differs little from previous such schemes either in driving currents or core geometry." Since there are many modes of operating these multiaperture devices, a paper¹ on the flux patterns within these cells is very helpful to those contemplating using them.

If a memory system is large enough and fast enough, the drive lines will assume transmission-line characteristics, making the drive problem quite different from that of a slow system. Drive currents and characteristic impedance of the line determine the back EMF's of a transmission line. If the system is slow and does not take on transmission-line characteristics, the back EMF's will be composed of the sums of the EMF's of each stored bit.

It is questionable whether the system described can be fast enough or large enough to act as a transmission line. If this is the case, the back EMF's presented to the switch core are then composed of the individual back EMF's of each memory core, and will vary depending upon the stored information.

The SET drive current is the most critical current in the system and must work between a minimum and maximum threshold. If too large a "0" could be changed into a "1," and if too small a "1" could be READ as a "0," a suitable current source from a switch core is difficult to maintain because of the problem of the varying EMF's. This will surely restrict the maximum word length for a given matrix switch core.

The large memory drive currents (0.5 to 3.0 ampere turns) required by the three-aperture memory cell are cleverly provided by their magnetic switch matrix. The matrix switch is operated with row and column inputs in a complementary excitation mode, whereby all rows and columns are excited except the row and column of the addressed core. The exciting row and column currents are summed in the addressed core. For an n -squared matrix the currents in the addressed core are $2(n-1)$ times the current of each driver. The particular matrix winding configuration requires a varying number of turns for the row and column windings; in an n -square matrix $2(n-1)$ turns are required per input drive winding.

In an extension of this technique the reset of the switching matrix is produced by using the output from an identical complementary switch matrix. It is proposed that either switch matrix could be used for either function.

This scheme of current summation and reset action is limited by matrix size because of 1) increase in the row and column turns with increase of matrix size, 2) back EMF voltages of each resetting row and column driver when used in the proposed reset fashion, and 3) shunt loading due to the large turns-ratio between the reset turn and driver turns of the reset array.

These three problems become more serious as the size of the switching matrix increases. The minimum number of turns on each core in the proposed 16×16 matrix would be thirty for each drive, one for the series-output winding, one for the reset winding, and one for the memory drive line winding.

The switch-core matrix sums currents into the proper output at the expense of having to drive many shuttled cores. With the proposed 16×16 array resetting another identical 16×16 array, for the one core reset, each driver of the resetting matrix sees something like 991 shuttled turns.

The shunt loading caused by the increase in turns ratio between the driver and the reset windings of the reset array increases with matrix size. For an n -square matrix the voltage across the row and column lines (from the bus to the driver) is $2n(n-1)$ times the voltage of one shuttle turn. This voltage would be 480 times one shuttle turn for the 16×16 matrix, and although of a polarity to turn off the circuit shown in Fig. 6, could exceed the voltage breakdown of the ferrite.

It appears then, that the switch matrix is limited in size. Probably an 8×8 would be practical, but would restrict the size of the memory module constructed by this technique.

Whether or not the over-all system could compete with other nondestructive memory systems in view of the complex winding patterns required, and the relatively slow interrogating rates possible, is debatable.

DONAL A. MEIER
Natl. Cash Register Co.
Electronics Division
Hawthorne, California

PROGRAMMING

Mathematical Methods for Digital Computers—A. Ralston and H. S. Wilf, Eds. (John Wiley and Sons, Inc., New York, N. Y. 1960. 293 + viii pages.)

This book is a collection of twenty-six chapters by twenty-two authors—each concerned with one numerical solution process for a typical applied mathematics problem. Thus, J. Greenstadt discusses "The Determination of the Characteristic Roots of a Matrix by the Jacobi Method" for nine pages while E. L. Wachspress treats "The Numerical Solution of Boundary Value Problems" in seven pages. Among other topics we find linear equations, matrix inversion, ordinary differential equations (initial conditions), parabolic, elliptic and hyperbolic partial differential equations, analysis of variance, multiple regression analysis, roots of polynomials, and linear programming solutions.

Since the book is clearly intended to be an exposition of standard techniques, this reviewer must criticize the publishers for choosing an editor-contributor structure for this volume. Within the limitations of such a structure, this book is a good job; but the limitations are serious. A strong editorial hand has successfully imposed a standard format on these separate expositions, but the quality of the exposition is uneven. In the first numerical method discussed, A. Orden describes the solution of simultaneous linear equations by direct methods in a style better suited to a mathematics journal than an expository article on a fundamental elementary subject. At no point does he explain that he is describing an implementation of the ordinary, high school, eliminate-one-variable-at-a-time technique. He refers instead to the "classical Gauss-Jordan approach" and his discussion is couched in terms of matrix products, some of which turn out to be mental constructs which never appear as stored quantities in the final computer program. This reviewer suggests that a reader who did not already know how to solve simultaneous equations by direct elimination is probably not going to learn from Mr. Orden. On the other hand, a person who has already programmed direct elimination and is familiar with the general concepts will appreciate a number of suggestions for combining several closely related topics into a single general program and will enjoy the description of a very satisfactory permutation algorithm. By way of contrast, Mary Lister discusses the numerical solution of hyperbolic partial differential equations by characteristics with a clarity that is unavailable in any other treatment of this subject. (But she needed 25 pages.)

¹ S. A. Abbas and D. L. Critchlow, "Calculations of flux patterns in ferrite multipath structures," 1958 IRE NATIONAL CONVENTION RECORD, pt. 4, pp. 263–267.

Another major difficulty—directly ascribable to the one author, the subject arrangement—is a dearth of discussion comparing and contrasting alternative methods for the same type of problem. Thus the book presents three methods for matrix inversion, three for the solution of linear equations, and two each for the integration of ordinary differential equations from initial conditions, elliptic partial differential equations, and hyperbolic partial differential equations. The relative merits might well have been treated by an introductory page in each section, presumably by the editors. As the book stands, the reader receives little or no guidance. Thus, although the conjugate gradient and Gauss-Seidel methods for simultaneous linear equations are both adequately presented, their expositors are so intent on to state that they fail to point out the important general property that these methods are *iterative*—which makes possible the use of *a priori* engineering knowledge about the probable nature of the solution. Such considerations can be decisive in choosing a computational method, since a good guess can combine with an iterative method to produce a saving in computation time which is much greater than anything to be gained by some of the small polishings that are possible in direct techniques.

The first chapter is an exception to the general format. It contains rather sophisticated discussion by E. G. Kogbetliantz of efficient approximations to the standard engineering functions. The uninitiated will find it rough going, but worthwhile.

On the positive side, this book is a useful compendium of computational information handily collected into one volume. Currently it has no competitors. This reviewer's objections stem principally from omissions which are a concomitant of its method of construction. If we accept each author's scope and the expositional level he sets for himself, then objections vanish. The choice of topics is good (although one might expect that matrix eigenvectors would warrant treatment by more than merely the Jacobi method). The format of a mathematical discussion followed by heavily annotated flow-charts and a sample problem is also good. Estimations of memory requirements and running times are certainly helpful and the references to the pertinent literature at the end of each chapter are exceedingly useful. The printers have done a good job with difficult material (the only typo this reviewer noticed was \bar{y} where y' was intended on page 128). Considering the diversity of the sources, the homogeneity of presentational style bespeaks both firmness and vigilance in the editorial staff.

In summary: it is good, though it might have been better; it is not apt to be supplanted soon.

FORMAN S. ACTON
Princeton University
Princeton, N. J.

The Generation of Pseudo-Random Numbers on Electronic Digital Computers—A. R. Edmonds. (*Computer J.*, vol. 2, pp. 181–184; January, 1960.)

The author considers the family of sequences u_0, u_1, \dots of just positive residues modulo a positive integer m : $u_0 = a$, $u_1 = ka$, $u_2 = k^2a, \dots$, where a and k are preassigned numbers, each relatively prime to m .

He states that a program, Pegasus library routine R980, has been written for the Ferranti Pegasus for the choice of parameters $m = 2^{31} - 1$ and $k \equiv 13^{13}$. The choice of a is immaterial here, since k is a primitive element in the multiplicative group of positive residues modulo the prime m , and hence choice of a different a merely causes one to enter at different points in the cycle $1, k, k^2, \dots, k^{2^{31}-2}$. Tests of very long samples of the output have shown it to fulfill "for most practical purposes" certain criteria of randomness. He states further that a similar program has been written for the Ferranti Mercury using different values of the parameters, and that results of tests being conducted on the sequences produced will be reported subsequently.

It seems to the reviewer that studies of the type announced in the article under review are of definite value in providing high-rate sources of pseudo-random numbers together with a catalogue of their combinatorial properties.

NEAL ZIERLER
Lincoln Lab.
Mass. Inst. Tech.
Lexington 73, Mass.

ANALOG COMPUTER SYSTEMS

An Analog Computer Nyquist Plotter—E. A. Goldberg. (1960 IRE INTERNATIONAL CONVENTION RECORD, pt. 2, pp. 41–46.)

The automatic Nyquist plotter appears to be a convenient way to plot Nyquist diagrams of laboratory simulations in a noise-free environment. One could get the magnitude and phase of any transfer function by this process:

The greatest weakness in the procedure presented arises from its sensitivity to noise or waveform distortion. Anyone who has tried to repeat measurements on mechanical equipment with stiction and some backlash will be skeptical of relying on the pair of single-point samples of the output used to obtain the transfer function. Much more meaningful measurements can be obtained by feeding the signal $\epsilon(t)$ through an amplifier and phase shifter and subtracting the signal thus obtained from the output. The amplifier gain and phase are adjusted so as to obtain a null of the difference. When the null is obtained, the amplifier gain and phase are the magnitude and angle of $F(s)$. The sort of null detector thus used determines the nature of the approximation made to measuring $F(s)$.

The use of the automatic plotting technique on a sampled-data control system is particularly bad because the sampler introduces sampling ripple which makes both the output and error signals non-sinusoidal. Almost all measurements tied to samples of the output at zero crossings of the error and its phase-shifted component will clearly be in error. If the sampling frequency and the signal frequency are not commensurate, the whole system excitation will not actually be periodic, and the patterns described by the author occur. It should be noted, however, that in many practical cases the variation in the zero crossings of $\epsilon(t)$ may be so great as to obscure the meaning of the measurements made automatically.

The practical worth of the automatic Nyquist plotter depends upon the balance between its convenience in automatically plotting a transfer locus and its weakness due to its sensitivity to noise. I fear that its weaknesses greatly overshadow its conveniences in many practical cases.

WILLIAM K. LINVILL
The RAND Corp.
Santa Monica, Calif.

An On-Line Solid-State Analog Computer for Automatic Gas Flow Compensation—F. P. Simmons. (1960 IRE INTERNATIONAL CONVENTION RECORD, pt. 2, pp. 96–108.)

Mr. Simmons' paper has attempted to cover a bit more than its title would indicate, and has suffered in its clarity as a consequence. Basically, three separate topics are covered in this paper. First, a rather protracted discussion of several forms of empirical equations which relate the flow of gas, reduced to standard conditions, through an orifice plate to the temperature, pressure, specific gravity, and pressure drop of the gas; secondly, an analysis of the errors which are committed in a manual system which operates from chart recordings of these variables, and thirdly, a high-precision analog computer is described, and the results of some tests are given.

To cover these topics in order, the discussion of the empirical equations serves a very useful purpose, in that the reader is made aware of the fact that even the simple problem of metering gas flow, simple as it is in comparison to the usual problems of industrial chemical instrumentation involving multicomponent and multiphase polymers and slurries in distillation columns, reactors, etc., is a far cry from nice, well-behaved and understood electron and radiation flow, both qualitatively and quantitatively. Although no standard fluid mechanics reference is cited in the paper, the empirical relation between flow and measured parameters used is the following:

$$Q_h = K \frac{(h_w P_f)^{1/2}}{(T_f G)^{1/2}},$$

where h_w is the pressure drop across the orifice plate; P_f is the static pressure of the gas; T_f is the absolute temperature of the gas; G is the specific gravity of the flowing gas; and K or Discharge Coefficient is a proportionality factor determined from viscosity, Reynolds number, etc. Forms of this empirical equation differ in that temperature and specific gravity may or may not be incorporated into the "constant" K , and the author shows that these differing forms result in a spread of 2 per cent in the volumetric flow Q_h that was computed

for a specific example. Since Simmons was attempting to describe a computer to be used with orifice plate flow measurement, a comparison with the inherent accuracy of other techniques such as venturi, or more recent mass flow measuring devices was not mandatory, but would have been helpful to the reader, since higher accuracies are possible, even if not economically justified.

The second part of the paper which deals with the errors made in manually integrating circular chart recordings of the parameters by polar planimeter is quite complete, but neglects the consideration of other methods, such as a digital computation scheme. This section also justifies inclusion of specific gravity as a constant rather than a parameter, on the ground that normal variation of G in a pipeline is on the order of 1 per cent, which is of the same order of magnitude as the error in its measurement. Both of these assumptions might be open to question.

The third section of the paper deals with a computer which solves an equation of the form

$$Q_h = \sqrt{\frac{K P_f H_w}{T_f}}$$

where the parameters are in the form of voltages fed to the computer, and the K is a potentiometer setting. The author shows an error analysis which gives an accuracy of 0.5 per cent to the computer itself, assuming perfect measurements, as well as a table of experimental results which show even higher accuracy. Several minor criticisms can be made with respect to terminology, such as "dynamic range" and "bandwidth" which the author uses in an amplitude rather than time or frequency sense. In addition, although a reference was given, a more detailed explanation of the computer circuitry would have proved helpful in determining the validity of accuracy claims, etc.

Since the author is only passingly interested in the general usefulness of such a computer, and is most concerned with establishing its usefulness as a device for actually measuring natural gas flow through orifice plate instrumented pipelines, then his device can only be judged as a part of the measuring system for such an application. In such a case, laboratory standards and criteria must be replaced by considerations that realistically can represent usage, unattended, in a remote station. Little mention is made of the inherent accuracy of the basic measuring transducers for pressure and temperature, and their noise, drift, range, etc.

If these have an accuracy which is appreciably less than the computer, then high accuracies on the part of the computer will not appreciably affect the over-all measuring system. As far as the computer itself is concerned, no mention is made as to its inherent drift, or the effect of noisy measurements, or of the accuracy of its power requirements, or of its reliability, although all of these have presumably been considered by the author.

In summary, this paper, while representing a contribution to the art of gas flow measurement, does not present a completely objective view of this or alternative methods of making such measurements, with or without digital or analog computers.

HERBERT M. TEAGER
Mass. Inst. Tech.
Cambridge, Mass.

"Anatran"—First Step in Breeding the "Diginalog"—L. A. Ohlting (Proc. WJCC, pp. 315-328; May 3-5, 1960.)

Allegory comes to the computer field—in the form of a brief description of a hypothetical three-act play starring Don Digital and Ann Analog. Eschewing the language barriers and traditional discrimination between clans, the author describes the inevitable courtship, engagement, and marriage and predicts as progeny a new class of "machina sapiens"—the "Diginalog." Beneath the heavy coating of metaphor in the play and in the latter two-thirds of this paper is found a description of "Anatran"—a problem-oriented language for digital-to-analog computer communication (so necessary to the "courtship")—developed in the author's computing center where integration of analog and digital techniques and computers is emphasized. Reference is made to the "engagement" of digital and analog by means of present-day automatic pot setting equipment (digital controlled). "Union" of the two is only briefly discussed in terms of direct digital control of an analog computer, a combination of existing systems "exploiting the best features of each." A few suggestions are made relating to the features and philosophy of the Diginalog that "paragon" of computer accomplishment.

Anatran is a digital computer program for translating from problem-oriented statement of a mathematical problem, which is to be programmed for an analog computer, to a wiring flow diagram, list of potentiometer settings, and a count of the required analog computer components. Anatran is illustrated for a typical problem (longitudinal motion of an aircraft with control by an autopilot) with illustrations of analog flow diagrams prepared both by machine and by hand. This method of programming an analog computer with a special digital computer program appears to be well conceived and most probably will produce useful results in the reduction of human errors and programming time.

In this writer's opinion, the Anatran approach should be most interesting to the large computer laboratories that may be short of really experienced analog computer programmers. This observation is made without any desire to obstruct progress but rather in recognition of the limitations and vagaries of analog components. The "best use" of particular components, the "best" component for a particular function, and the anticipation of "difficult" circuit configurations are subjective matters which support the belief that there is a bit of "art" in good analog programming. A review of the Anatran analog program by a human expert is recommended until Anatran has been augmented to accommodate a full description of the characteristics of every analog component under varying circumstances. Such a review should not detract from the usefulness of Anatran.

Although not brought out in the example problem it is assumed here that Anatran is capable of complete magnitude and time scaling of all analog components. If this is not so, the usefulness of the program must be questioned seriously.

For the most part the new ideas presented in this paper are speculative and intentionally tentative. One would have appreciated fuller description of the author's conception of the Diginalog, more supporting arguments for his projections, and some comparison with alternative approaches which he probably has evaluated.

T. D. TRUPT
Electronic Associates, Inc.
Princeton, N. J.

Abstracts of Current Computer Literature

(THROUGH JULY, 1960)

These abstracts and the associated subject and author indexes were prepared on a commercial basis under the direction of Dr. Geoffrey Knight, Jr., of Cambridge Communications, Inc., 238 Main St., Cambridge 42, Mass.

Additional copies of these abstracts are available from IRE Headquarters, 1 East 79th St., New York 21, N. Y., at \$1.00 per copy, or \$3.50 for the set of four to be published in 1960.

—The Editor.

ABSTRACTS.....	Page 532-545
	(Abstract Numbers)
A. EQUIPMENT	998-1059
1. Theoretical Design	
2. Components and Circuits	
3. Subsystems	
4. Digital Computers	
5. Analog Computers	
6. Analog-Digital Computers	
B. SYSTEMS	1060-1066
1. Theoretical Design	
2. Descriptions	
3. Applications	
4. Testing	
C. AUTOMATA	1067-1069
1. Natural	
2. Artificial	
D. PROGRAMS	1070-1110
1. Automatic Programming, Digital Computers	
2. Applications, Digital Computers	
3. Techniques, Digital Computers	
4. Testing, Digital Computers	
5. Applications, Analog Computers	
E. MATHEMATICS—LOGIC	1111-1142
1. Theoretical Mathematics	
2. Symbolic Logic, Boolean Algebra, Number Systems	
3. Numerical Analysis	
4. Theoretical Linguistics	
5. Information Theory	
6. Linear Programming	
F. PERSONNEL	
G. BIBLIOGRAPHIES	
H. BIOGRAPHIES	
I. STANDARDS	
J. SUMMARIES AND REVIEWS	1143-1145
TWO-YEAR CUMULATIVE INDEX FOR ABSTRACTS OF CUR- RENT COMPUTER LITERATURE	Page 547
AUTHOR INDEX	Page 548
SUBJECT INDEX	Page 553

A-2: EQUIPMENT—COMPONENTS AND CIRCUITS

998

The State of Computer Circuits Containing Memory Elements, A. Van Wijngaarden (Amsterdam, The Netherlands); *Annals of the Computation Laboratory*, Harvard University Press, Cambridge, Mass., vol. 30, pp. 213–224; 1959.

The behavior of digital switching circuits containing memory elements is investigated. The circuits considered include the one digit delay line, coders and decoders, complete feed back circuits, and nonlinear and multiple output devices. Mathematical relations connecting the various parameters are proposed as models to assist the design of such circuits.

999

Microwave Logic, W. D. Lewis (Bell Telephone Labs.); *Annals of the Computation Laboratory*, Harvard University Press, Cambridge, Mass., vol. 30, pp. 334–342; 1959.

Three ways of implementing combinational logic based on microwave techniques, namely detection followed by modulation, frequency conversion, and sequential logic in which the basic pulse rate is higher than the reciprocal of the delay in closed loops, are discussed. Basic circuits for AND, OR and NOT functions for each technique are presented. Pulse rates of 160 Mc are claimed to be feasible using the techniques described.

1000

A New Class of Switching Devices and Logic Elements, P. R. McIsaac (Cornell University) and I. Itzkan (Sperry Gyroscope Co.); *Proc. IRE*, vol. 48, pp. 1264–1271; July, 1960.

A new class of switching devices employing microwave tube elements, whereby appropriate combinations of particular components can create a variety of devices that are capable of performing switching and logic at extremely high speeds (one operation per μsec or less), is discussed. Such speeds represent a large step forward in the computer art. A preliminary device which demonstrates the ability of a microwave signal to control a dc current is described. The goal of operating a computer with pulse trains dictated a choice of components that would provide large bandwidth with gain; therefore, an experimental traveling-wave interaction type tube was built which demonstrated the ability of one microwave signal to control another.

Note:—U. S. Government Research Reports may be ordered by prepayment of the fee to the organization indicated. When ordering, give the complete title and PB number of the report. MI indicates microfilm, Ph indicates photocopy.

If LC indicated, write to: Library of Congress, Photoduplication Service, Publications Board Project, Washington 25, D. C. Make check or money order payable to: Chief, Photoduplication Service, Library of Congress.

If OTS is indicated, write to: Office of Technical Services, U. S. Department of Commerce, Washington 25, D. C., or to any Department of Commerce field office. Make check or money order payable to: OTS, Department of Commerce.

1001

Solid-State Microwave High Speed Computers, J. A. Rajchman (RCA Labs.); *Proc. EJCC*, pp. 38–47; December 1–3, 1959.

The use of variable capacitance diodes (in parametric subharmonic phase locked oscillators) or tunnel diodes and microwave transmission line techniques in high-speed computer logic and memory circuits is discussed and experimental circuits utilizing these devices and techniques are described. The fabrication of the microencapsulated devices required for these applications is discussed. It is predicted that tunnel diode logic circuits which can operate at 1000 Mc and tunnel diode random-access memories with cycle times of 10^{-8} second can be constructed.

1002

Millimicrosecond Pulse Instrumentation for Microwave, J. T. Tippet (Dept. of Defense); *IRE TRANS. ON INSTRUMENTATION*, vol. I-9, pp. 32–34; June, 1960.

Instrumentation for application of microwave energy to computer circuits requires that performance of microwave pulse circuits with transition times of less than 0.5 millimicrosecond be easily examined. A circuit utilizing a fast microwave diode switch as an ultrafast rise time pulse generator, a dual output detector, and a traveling-wave oscilloscope for use with pulse amplitude modulated microwave computer components are discussed. Using this same equipment with system modifications, test equipment can be built for phase pulse modulated microwave circuits. The microwave diode switch consists of a special germanium diode mounted in waveguide. Both the diode and waveguide mount were designed for minimum transition time between the operating states of the circuit involved. The detector was designed for use with a 1N23-type diode and has dual coaxial cable outputs. This system, together with a traveling-wave amplifier, was used for displaying pulse power levels of 0.1 milliwatt with easy visual observations on the oscilloscope. No limitations were seen which would prevent this system from being used with lower pulse power levels if a higher-gain low-noise traveling-wave amplifier were used.

1003

Back-Transient Diode Logic, G. Wolff (Polytechnic Inst. of Brooklyn); *Commun. and Electronics (Trans. AIEE)*, vol. 79, pt. I, no. 47, pp. 4–9; March, 1960.

A method of utilizing the high-current transient which is present when a diode is switched off to improve the efficiency of high-speed logical systems is presented. The back transient, which is caused by hole storage, may be used in systems which exhibit good efficiency, low noise, and compatibility with tube or transistor circuits. Quiescent power dissipation is considerably reduced and is not dependent on switching speed. Low-priced diodes have been used in experimental circuits at clock frequencies up to 30 Mc; sample circuits and waveforms are included.

1004

Esaki Diode High-Speed Logical Circuits, E. Goto, K. Murata, K. Nakazawa, K. Nakagawa, T. Moto-oka, Y. Matsuo, Y. Ishibashi, H. Ishida, T. Soma, and E. Wada (University of Tokyo); *IRE TRANS. ON ELECTRONIC COMPUTERS*, vol. EC-9, pp. 25–29; March, 1960.

Logical circuits using Esaki diodes which are based on a principle similar to parametron (subharmonic oscillator element) circuits are described. Two diodes are used in series to form a basic element called a twin and a binary digit is represented by the polarity of the potential induced at the middle point of the twin, which is controlled by the majority of input signals applied to the middle point. Unilateral transmission of information in circuits consisting of cascaded twins is achieved by dividing the twins into three groups and by energizing each group one after another in a cyclic manner. Experimental results with the clock frequency as high as 30 Mc are reported. Also, a delay line dynamic memory and a nondestructive memory in matrix form are discussed.

1005

The Design of Diode-Transistor NOR Circuits, D. P. Masher (Stanford Res. Inst.); *IRE TRANS. ON ELECTRONIC COMPUTERS*, vol. EC-9, pp. 15–24; March, 1960.

Considerations leading to the adoption of diode-transistor NOR circuitry for a moderately fast data-processing system are outlined. The design of the basic circuit is treated in detail. Development of a unique set of compatible logic packages from the basic circuit is described. This set is unique in the sense that a single type of diode-transistor circuit is used to provide the great majority of logic and storage functions required in the system. This single circuit type which functions as a NOR circuit, is embodied in two package types. One package provides a single gate with a fan-in of five. The other package provides two gates, each with a fan-in of two. The latter type may be externally connected to provide a set-reset flip flop. Only two other package types are used. The first is a passive transfer circuit which greatly simplifies shift register logic and the second is a delay package which is closely related to the basic NOR circuit.

1006

A New Method of Designing Low-Level High-Speed Semiconductor Logic Circuits, W. B. Cagle and W. H. Chen (Bell Telephone Labs.); *Annals of the Computation Laboratory*, Harvard University Press, Cambridge, Mass., vol. 30, pp. 161–170; 1960.

A type of transistor-diode design, the basic gate of which is a diode AND gate with a transistor inverting amplifier, is presented. It has many of the features of Direct-Coupled Transistor Logic, while requiring far fewer diodes and not requiring the special characteristics necessary for DC operation. The circuits utilize distributed gain with small voltage swings at low impedances, and are capable of supplying large reverse base currents from the transistors. In these respects they are very suitable for high speed logic.

107
Transistor Applications in a High-Speed Parallel Computer, J. Connett and P. E. Pike (Metropolitan-Vickers Electrical Co.); *Proc. IEE*, vol. 106, pt. B, suppl. no. 18, pp. 1226-1234, 1289-1291; May, 1959.

The use of transistors with diode logic to satisfy some fundamental requirements peculiar to binary amplifiers and two-state elements in parallel digital computers is discussed. Feedback saturation control is generally adopted; building-block circuits incorporating this feature are described. Satisfactory operation at 1 megapulse/sec is obtained using 5-Mc alloy-junction transistors. Some specific arithmetic and counting applications are discussed. When binary amplifiers fail to give adequate frequency response or power-handling capacity because of transistor limitations, master-pulse techniques may provide a solution. These techniques are discussed and their application to the ferrite-core-store drive problem is described.

108
The Use of Multipurpose Logical Devices, R. A. Dunham and J. North (IBM Corp.); *Annals of the Computation Laboratory*, Harvard University Press, Cambridge, Mass., vol. 30, pp. 192-200; 1959.

Multipurpose logical elements, i.e., circuits capable of economically realizing functions of three, four, and five variables, are discussed. It is shown that not more than four full adders made from a two-collector transistor suffice to realize any function of five variables. More efficient devices are presented and the efficiency of various four-variable single and multiple-output multipurpose devices is assessed.

109
Circuit Considerations and Logical Design with Direct-Coupled Transistor Logic, R. A. Rudlich (Bell Telephone Labs.); *Annals of the Computation Laboratory*, Harvard University Press, Cambridge, Mass., vol. 30, pp. 201-210; 1959.

The basic principles of Direct-Coupled Transistor Logic are summarized and the use of DCTL circuits as the basic building blocks in the TRADIC Leprechaun Computer is described. The influence which component advantages and limitations have on logical design is assessed, and a plea for closer integration of the functions of logical and circuit design is made.

110
Investigation of High-Frequency Transistor Logic Circuit for Digital Application, S. S. Wong (Naval Ordnance Test Station); *U.S. Govt. Res. Repts.*, vol. 33, p. 535 (A), May 13, 1960; PB 145 166 (order from LC \$5.70, Ph\$16.80).

The design of a logic module employing junction transistors is discussed. This package, which is designed as a standard module for logical operation in a digital computer, employs NOR logic in place of the usual AND, OR, and NOT functions. The principle of threshold operation for the OR circuit is introduced; this characteristic increases the versatility of the logical operation. The worst-case design philosophy has been employed in the design technique.

The circuit analysis of this module includes the various input and output loading conditions. A small-signal equivalent circuit for saturation operation is also presented.

1011

Transistor Storage and Logic Circuits for Binary Data Processing, R. Herman (Plessey Co.); *Proc. IEE*, vol. 106, pt. B, suppl. no. 16, pp. 663-674, 698-701; May, 1959.

Transistor storage circuits for binary data processing in which the active state is defined by the generation of a pulse waveform across the output windings of a transformer and the timing of the output signal is controlled by a clock waveform coupled to each circuit are described. Logic circuits can be designed in which the output voltages generated by different storage circuits are combined additively or subtractively by series connection of a group of output windings. The inclusion of a diode in each series-connected group allows parallel connection of several groups, so that logic circuits corresponding to complex logical functions may be constructed with diodes as the only components. Any of these logic circuits may be made to control the state of an associated storage circuit (delayed or undelayed) by direct connection of the output terminal of the logic circuit to the input terminal of the storage circuit. A design for a parallel adder in which undelayed storage circuits are used for the "carry" register and in which the addition process is completed in a single clock cycle is given.

1012

Transistor Circuits for a Digital Differential Analyzer, G. C. Rowley (A. V. Roe and Co., Ltd.); *Proc. IEE*, vol. 106, pt. B, suppl. no. 16, pp. 685-687, 698-701; May, 1959.

A two-stage storage circuit, an OR gate, an AND gate, and a binary adder which utilize a half-digit delay circuit are described. The basic circuit includes a junction transistor, two point-contact diodes, a resistor, and a capacitor. The capacitor is the storage element and can be discharged through the transistor and recharged from the applied clock waveforms through one of the diodes. The binary digits 0 and 1 are represented by a fully charged capacitor and a discharged capacitor, respectively. The circuits have been tested in a prototype digital differential analyzer, and it has been found that reliable circuits can be constructed.

1013

High-Speed Digital Computer Circuits Using Transistors as Bidirectional Switches, G. Ord and P. L. Lewis (Royal Radar Establishment); *Proc. IEE*, vol. 106, pt. B, suppl. no. 16, pp. 828-833; May, 1959.

Circuits which use transistors as bidirectional switches in conjunction with bistable circuits and short delay lines are discussed. The bistable circuit is of a type from which registers used in a digital computer may be assembled. By connecting bidirectional switches in various ways between digits of registers, any one of the operations of transfer, exchange, shift, and count can be carried out in a time less than 0.2 μ sec.

The transistors used in the bistable circuit and for bidirectional switches are of the surface-barrier type. The delay cable provides a delay of 60 μ sec.

1014

Transistors in Combinational Switching Circuits, S. H. Caldwell (Mass. Inst. Tech.); *Annals of the Computation Laboratory*, Harvard University Press, Cambridge, Mass., vol. 30, pp. 139-143; 1959.

The switching properties of transistors in simple configurations are surveyed, and similarities and comparisons with other switching elements are developed. The degree to which a transistor may be considered a bilateral and a current steering device, and hence used to replace relays in contact networks, is critically discussed.

1015

A Transistor DC Amplifier for Use in Analogue Computers, C. M. Cundall, J. K. Saggerson, and G. Shaw (Ferranti Ltd.); *Proc. IEE*, vol. 106, pt. B, suppl. no. 18, pp. 1354-1364, 1394-1398; May, 1959.

The use of transistors in place of thermionic valves and electromechanical relays in dc amplifiers for analog computers, as a potential means of reducing their size and power consumption and of increasing their reliability, is discussed. The transistor operational amplifier is analyzed when used as a summing amplifier and as an integrator, thus specifying the characteristics required to give a computing accuracy of better than 0.1 per cent per stage in conventional real-time analog computers. The amplifier designed to meet these requirements is in two parts, both of which are described. An analysis of the resulting double-loop amplifier enables the principal parameters to be chosen to maintain a stable system with the necessary gain over the range of operating frequencies. Test results obtained on a printed circuit version of the amplifier show its performance to be adequate for the majority of analog computing applications.

1016

Transistorized Central Pulse Generator for Digital Equipment, D. J. Grover and J. M. C. Dukes (Standard Telephones and Cables); *Proc. IEE*, vol. 106, pt. B, suppl. no. 16, pp. 824-827; May, 1959.

An automatic method of maintaining synchronism between the different timing waveforms produced by a central pulse-generating equipment in any large-scale digital equipment, such as a computer, is described. Certain problems arise in the design of these systems, principally because of the limited power output of transistors and their relatively slower switching speeds compared with hard valves. In the servocontrol system described, the output waveforms are examined and compared; and correction signals that control variable-delay devices inserted in the appropriate amplifier chains are generated.

1017

Analysis of Magnetic-Amplifier Circuits, T. H. Bonn (Remington Rand Corp.); *Annals of the Computation Laboratory*, Harvard University Press, Cambridge, Mass., vol. 30, pp. 149-160; 1959.

Magnetic amplifier and transistor logical circuits are compared, and it is concluded that the only serious disadvantage of the magnetic circuitry is the inherent delay associated with the magnetic amplifier. The basic magnetic amplifier circuits are catalogued and means for reducing delay are discussed. Coil gating circuits competitive with transistor circuits are presented and an analogy with relay networks is drawn.

1018

Transistor Circuits for a Ferrite Store, G. C. Padwick and A. L. Cain (Mullard Radio Valve Co.); *Proc. IEE*, vol. 106, pt. B, suppl. no. 16, pp. 675-684, 698-701; May, 1959.

Transistorized circuits associated with a coincident-current ferrite store are described. A switched-current pulse generator which supplies the drive pulses to the store makes use of the high-frequency power transistor type OC23. Selection is done economically by using gating matrices controlled by transistors. Junction diodes type 0A10, or gold-bonded point-contact diodes type 0A5, pass the current pulses in the matrices with a very small voltage drop. Two methods of gate selection and drive are described, one using square-hysteresis-loop cores to select and drive the gating transistors, and the other using a diode matrix to provide potential levels at the bases of the gating transistors. The output of the store is amplified by high-frequency transistors, strobed, and standardized. Provision is made for writing new information, or for rewriting information immediately after it has been read by a diode logical network controlling the "inhibit" pulse generator.

1019

Flux Reversal in Soft Ferromagnetics, E. M. Gyorgy (Bell Telephone Labs.); *J. Appl. Phys.*, suppl. to vol. 31, pp. 110S-117S; May, 1960.

Many aspects of flux reversal in soft ferromagnetic materials may be interpreted in terms of three types of flux reversal processes. These three types are domain wall motion, nonuniform rotation, and uniform rotation. It has been shown that in general wall motion is the predominant mechanism for values of the applied magnetic field slightly in excess of the coercive field, that nonuniform rotation predominates for intermediate magnetic fields, and that uniform rotation predominates for large fields. The salient features of these three types of flux reversal are discussed and compared with experimental findings. Special emphasis is given to polycrystalline, square-looped ferrites and thin Permalloy films. The importance of geometric effects is illustrated in a review of detailed models for the uniform and non-uniform rotational processes. Specific limitations of the existing models are discussed, and possibilities for future advances are briefly outlined.

1020

Ferrite Films—New Logic and Storage Devices, J. M. Brownlow, W. L. Shevel, Jr., and O. A. Gutwin (IBM Res. Lab.); *J. Appl. Phys.*, suppl. to vol. 31, pp. 121S-122S; May, 1960.

The fabrication of magnetic devices for storage and switching applications in digital computers in the form of open flux path elements is described. The geometry employed is that of a planar film with thicknesses in the range of 5 to 50 μ and other dimensions in the fractional inch range. These elements have the advantages of a ferrite composition and of open flux paths without many of the disadvantages present in similar metallic devices. For use in storage systems, these devices possess excellent squareness characteristics and have coincident selection times comparable with ferrite-toroidal devices. Properties of these devices are given in terms of switching curves, low-frequency hysteresis loops, and one-to-zero signal ratios. Other aspects that are discussed include disturbance sensitivity of storage elements, heating effects due to high pulse repetition frequency and mechanical properties. For each of these, comparison is made with other types of magnetic elements such as toroids and metallic films. Applications are discussed in terms of drive requirements, packing densities, and switching times.

1021

Specifying a Pulse Transformer for Computer Use, R. R. Blessing (IBM Corp.); *Commun. and Electronics (Trans. AIEE)*, vol. 79, pt. I, no. 47, pp. 44-47; March, 1960.

The critical requirements of current-driven pulse transformers used as inputs to large-scale ferrite core memories and as switching devices in computer logic are discussed. It is shown how the transformer specifications are arrived at, how the devices are measured, and how these characteristics are related to the application.

1022

Studies in Partial Switching of Ferrite Cores, R. H. Tancrell and R. E. McMahon (M.I.T. Lincoln Lab.); *J. Appl. Phys.*, vol. 31, pp. 762-771; May, 1960.

The characteristics of Mg-Mn ferrite cores in a partially switched state are investigated. Questions relating to the percentage of flux switched at various locations within a core, as well as the speed of this switching are considered. Results show that the amplitude and duration of the set pulse has a pronounced effect on the core behavior. It has been found that most of the variation of the switching waveform among different regions is due to the geometry of the core. Models to describe the experimentally-observed behavior are proposed. The operation of partially switched cores in a fast memory and the investigation of various memory schemes are discussed. Possible applications of the partially switched cores to digital computers are mentioned.

1023

Effect of Previous History on Switching Rate in Ferrites, R. W. McKay and K. C. Smith (University of Toronto); *J. Appl. Phys.*, suppl. to vol. 31, pp. 133S-134S; May, 1960.

Existing theories of switching of square-loop ferrites indicate that the rate of switching is a function of the present state of magnetization of the applied field. Experiments which show that the switching rate is also

dependent on previous history are described. Two cases have been studied. In the first case, the ferrite was partially switched to a predetermined extent by a pulse of variable amplitude and then the switching cycle was completed by a pulse of fixed amplitude. In the second, the ferrite was brought to a remanent state by a pulse of variable amplitude before the switching cycle. Changes as great as two to one in switching rate were produced by variations of previous treatment.

1024

Fast Switching by Domain Walls in Ferrite, W. Wiechec and C. M. Kelley (Stanford Res. Inst.); *J. Appl. Phys.*, suppl. to vol. 31, pp. 131S-132S; May, 1960.

Experimental evidence indicates that small grain size is associated with fast domain wall switching in ferrite cores. It has been shown by H. Amar that small grain size contributed an additional energy to wall energy density σ_w . Incorporation of energy into the power equation $H \cdot (dM/dt) = \lambda H_c^2$ reveals that the loss coefficient increases more than σ_w increases; therefore, faster switching results. A qualitative explanation for faster switching by domain walls in magnetic materials is given. Significant variables in the switching efficient equation are " d ", T_c , K , and α . Experimental data show that the switching efficient is lowered by decreasing values of the first three variables. Considerably faster switching is predicted when similar cores with grain sizes less than 1 μ are used.

1025

Elastic Switching Properties of Some Square Loop Materials in Toroidal Structures, W. C. Seelbach and J. R. Kiseda (IBM Res. Lab.); *J. Appl. Phys.*, suppl. to vol. 31, pp. 135S-136S; May, 1960.

Elastic switching properties of square loop materials are presented, and the concept of an elastic switching constant, $S_{w(r)}$ is introduced. The plot of apparent "turn over" field strength vs the inverse of the drive width indicates that the inelastic switching constant for a given material is four to five times greater than the elastic switching constant $S_{w(r)}$. The "turn over" field strength is defined to be that value of field strength at which inelastic switching just starts and therefore is considered to be the upper limiting field strength for elastic switching. To a first-order approximation, the ratio of $S_{w(r)}$ to S_w is shown to be equal to the percentage of the total flux capacity of the core that can be switched in an elastic mode of operation. $S_{w(r)}$ values for Molybdenum Permalloy ranged from 0.001 oersted μ sec for $\frac{1}{8}$ mil tapes to 0.0913 oersted μ sec for $\frac{1}{2}$ -mil tape.

1026

Principles of Transfluxor and Core Circuits, J. A. Rajchman (RCA); *Annals of the Computation Laboratory*, Harvard University Press, Cambridge, Mass., vol. 30, pp. 1-137; 1959.

The main principles underlying the operation of magnetic circuit elements, particularly transfluxor and core circuits, are described. Topics discussed include core mag-

es, shift registers, coders and decoders, current steering in both cores and transistors, nondestructive transfluxor memories and multi-apertured transfluxors. Magnetic material is shown to be eminently suitable for storage and also convenient for switching when the number of elements or the number of outputs is very large.

27
Magnetic Analogs of Relay Contact Networks for Logic, D. B. Armstrong, T. H. Rowley, U. F. Gianola, and E. E. Newhall (Bell Telephone Labs., Inc.); IRE TRANS. ELECTRONIC COMPUTERS, vol. EC-9, pp. 1-35; March, 1960.

Two techniques for designing multi-aperture magnetic structures capable of realizing any specific logic function are described. The structures are made from rectangular hysteresis loop material. The designs are derived from the corresponding relay contact network by replacing each current-carrying conductor in the relay circuit with its analog in the magnetic circuit, a flux-carrying conductor; replacing the EMF with a pulsed mmf; and replacing each back contact with a saturable portion of the magnetic circuit in the topological equivalent of the contact network. A flux reversal through a saturable portion may then be blocked by means of an inhibiting current applied to a suitable winding, the current representing a logical input variable. Thus, flux may be "steered" through the magnetic circuit in a manner analogous to the steering of current through the contact network. For planar structures, the first technique may be used to obtain the analog of series-parallel and ladder type circuits; the second technique is suitable only for the analogs of series-parallel circuits. It is pointed out that the analog of a relay tree can be used as a standard structure suitable for realizing any Boolean function. Representative examples of both designs are shown, and experimental data are given.

28
Low Multi-Aperture Magnetic Logic Elements, D. R. Bennion (Stanford Res. Inst.); *Appl. Phys.*, suppl. to vol. 31, pp. 129S-135S; May, 1960.

A new magnetic multi-aperture device (MAD) having general logic capability is described. This device can be used for either direct or complementary transfer of binary information, depending only on a simple change in wiring. AND and OR logic functions can be performed in the interconnect circuitry, which consists only of connecting wire. Significant operating tolerances have been exhibited by the new element, which is simpler in structure and associated wiring than previous MAD's while giving the same logic capability.

29
New Approach to High-Speed Storage—Low Flux Density Materials, W. L. Level, Jr., and H. Chang (IBM Res. Lab.); *Appl. Phys.*, suppl. to vol. 31, pp. 125S-131S; May, 1960.)

A new approach toward overcoming the factors currently limiting the frequencies at which storage devices may be switched from one information state to another is presented.

Ferrite elements for random-access storage which require a fraction of a microsecond for a cycle have been developed. Thus, the ferrite switching time establishes a maximum switching rate given by the inverse of the total switching time in a cycle. However, operation of elements such as these in a large capacity memory at rates limited only by switching times is usually prevented by: deterioration of magnetic properties due to heating effects, increase in selection line impedance, and long transmission delays. A series of ferrimagnetic oxides with properties such that the limits on minimum cycle time are appreciably extended have been developed. The most important of these properties is the saturation flux density. Over a range of composition, flux densities which extend from 100 500 gauss have been obtained. The lower flux density results in an appreciably lower energy dissipation in the magnetic structure and consequently in higher switching rates for a given temperature rise within the magnetic material. In addition, temperature dependence of those magnetic properties which determine storage applicability is more favorable than with the better known ferrites. Toroids which are suitable for random-access memories have been fabricated with these materials. These elements have been operated successfully in free air at repetition frequencies in excess of 2 Mc. The improvements in array characteristics that result are discussed in terms of impedances and transmission delays.

1030

Development of High-Speed Coincident Current Memory Cores, B. R. Eichbaum (Ford Motor Co.); *J. Appl. Phys.*, suppl. to vol. 31, pp. 117S-118S; May, 1960.

In present-day large computers the memory cycle is on the order of 8 μ sec, requiring memory cores to switch in 1.5 μ sec with a full select drive of approximately 0.7 ampere. Memory cores suitable for use in such a computer can be fabricated from a $\text{MgO} \cdot \text{MnO} \cdot \text{Fe}_2\text{O}_3$ ferrite material. Using the same ferrite material, memory cores which have a switching speed of 0.4 μ sec with a full select drive of approximately 1.0 ampere have been developed. The procedure used to fabricate these high-speed coincident current memory elements is described. The drive current is reduced to approximately 0.7 ampere when partial substitutions of CaO and Cr_2O_3 are made for MgO and Fe_2O_3 , respectively, in the $\text{MgO} \cdot \text{MnO} \cdot \text{Fe}_2\text{O}_3$ core composition.

1031

Deposited Magnetic Films as Logic Elements, A. Franck, G. F. Marette, and B. I. Parsegyan (Remington Rand Univac); *Proc. EJCC*, pp. 28-37; December 1-3, 1959.

The logical properties of thin magnetic films are described and the use of functional-array logic in the scale factoring of a data word is explained in detail. The use of functional-array logic permits a great reduction in the time necessary to carry out operations which are sequential in nature.

1032

Chemically Deposited NiCo Layers as High Speed Storage Elements, R. J. Heritage and M. T. Walker (Royal Radar Establish-

ment); *J. Electronics and Control*, vol. 7, pp. 542-552; December, 1959.

The preparation of layers of NiCo by chemical reduction is reported and their possible application for high-speed memory elements is discussed. Switching constants of 0.15 μ sec oversteered have been achieved on layers with domain wall coercivities of about 2 oersteds, and the process appears to give reproducible results. The method is simple and inexpensive and should be adaptable to the production of storage elements in large numbers.

1033

Operation of Magnetic Film Parametrons in 100- to 500-Mc Regions, A. V. Pohm, A. A. Read, R. M. Stewart, Jr., and R. F. Schauer (Iowa State University of Science and Technology); *J. Appl. Phys.*, suppl. to vol. 31, pp. 119S-120S; May, 1960.

The behavior of thin magnetic films of Permalloy when used as time variable inductors is analyzed in terms of a modified Landau-Lifshitz equation. These results show that parametrons using time variable magnetic film inductors can be made to operate at reasonable power levels with large gains per cycle at oscillating frequencies in the 100- to 500-Mc region. The fabrication of magnetic film parametrons with strip line techniques is described. Calculations indicate that units with dissipations in the 10-mw range are feasible with existing techniques for operation in the 100- to 500-Mc region. Methods for advantageously using capacitive coupling between parametron units are discussed. These methods utilize the two new subharmonic states of a magnetic film parametron created by a bias reversal.

1034

Electrodeposited Memory Elements for a Nondestructive Memory, T. R. Long (Bell Telephone Labs., Inc.); *J. Appl. Phys.*, suppl. to vol. 31, pp. 123S-124S; May, 1960.

Memory elements for a fast, nondestructive memory which consist of nickel-iron films electrodeposited onto a wire substrate are described. By plating in the presence of a directed magnetic field, an anisotropy favoring circumferential orientation is established. Axial interrogation fields cause reversible rotations of less than 90° and produce output signals across the ends of the wire. The apparatus and techniques used to make this wire are discussed together with the rationale of the design. The choice of alloy composition and the plating conditions strongly affect the results. The amount of stress in the deposit, the residual stress in the substrate, the control of precleaning of the substrate, the use of a suitable wetting agent, and the degree of stirring in the electrolyte appear as the vital factors in obtaining consistent results. Moderate fields (~30 oersteds) applied during plating produce a preferred circumferential orientation with high anisotropy ($H_K/H_0 = 3.0$). Squareness ratio in the easy direction is 0.99. Output signals appear during the rise time of the interrogation pulse with an amplitude inversely related to the rise time and directly proportional to the length interrogated. Very fast switching with unusually high output signals per unit length are possible.

Selective write-in is possible with current margins of 3:1. Preliminary investigations indicate that it would be feasible to make plated wire on a production basis with properties suitable for memory applications.

1035

The Crossed-Film Cryotron and Its Application to Digital Computer Circuits, V. L. Newhouse, J. W. Bremer and H. H. Edwards (General Electric Co.); *Proc. EJCC*, pp. 255-260; December 1-3, 1959.

A crossed-film cryotron deposited on an insulated superconductor is described. This CFC has a time constant of less than 1 μ sec and is approximately one hundred times faster than the original vacuum-deposited cryotron. The dc dissipation is less than 5 microwatts and the active area of each element is approximately 5×10^{-4} square centimeters. These cryotrons and all their interconnecting circuitry can be vacuum deposited at one and the same time in a few simple steps. The cryotrons can be applied to both switching and storage. Some experimental storage and shift-register circuits are described, which demonstrate a circuit property unique to superconductors. A shift-register circuit is shown which is deposited in an area corresponding to 20,000 active elements per square foot. Calculations are presented which show that with this component density, a computer or memory containing more than one million elements can be accommodated in a one-cubic-foot liquid helium container using presently available refrigeration methods.

1036

The "Persistor"—A Superconducting Memory Element, E. C. Crittenden, Jr., and J. N. Cooper (U. S. Naval Postgraduate School) and F. W. Schmidlin (Space Technology Labs.); *Proc. IRE*, vol. 48, pp. 1233-1246; July, 1960.

A new computer memory element called the Persistor is described. The basic components of a Persistor are a superconducting inductor in parallel with a switch element which is normally superconducting, but which becomes resistive when the current exceeds a critical value. When a suitable current pulse is applied to a Persistor memory element, a persistent circulating current is stored. A second pulse in the same direction as the first makes no change, but a pulse in the opposite direction reverses the circulating current and produces a voltage across the element. By mutual inductance coupling to two or more driving circuits, these memory elements can be made to operate in matrices similar to those employed with ferromagnetic cores. Persistor memory elements utilizing lead inductors and thin tin or indium films have performed typical memory unit functions for pulses of 15- μ sec duration and a repetition rate of 15 Mc. Performance at higher speeds is possible. The limiting speed is determined by the thickness of the thin film switch element and can be made as fast as is useful for the other parts of the associated circuits. The elements are well suited to compact printed circuit production with densities of a million per cubic foot possible.

1037

Chemical Switches, B. K. Green, E. Beriman, B. Katchen, L. Schleicher, and J. J. Stansbrey (Natl. Cash Register Co.); *Annals of the Computation Laboratory*, Harvard University Press, Cambridge, Mass., vol. 30, pp. 316-235; 1959.

Switches employing photochromic compounds and permselective membranes as elements are described. Essentially, photochromic phenomena may be considered as representing reversible photographic systems. Permselective membranes permit the passage of anions or cations but not both. By controlling the light incident on photochromic compounds or the charge on permselective membranes, switching systems may be synthesized. Practical means of developing such systems are indicated.

1038

Correction for Potentiometer Loading in Analog Computer Coefficient Potentiometers, E. H. Jakubowski (Springfield Armory); *U. S. Govt. Res. Repts.*, vol. 33, pp. 535-536 (A), May 13, 1960; PB 144 941 (order from LC M\$3.00, Ph\$6.30).

A set of tables containing correction factors which must be added to a potentiometer to compensate for loading due to an input resistor of finite value is presented. The procedure is described, and calculations are given.

A-3: EQUIPMENT—SUBSYSTEMS

1039

A Combined Counter and Decoder Using Transistors and Magnetic Cores, W. A. E. Loughhead, A. Kaposi, G. A. Matthews, and J. A. Woodward (Ericsson Telephones); *Proc. IEE*, vol. 106, pt. B, suppl. no. 18, pp. 1244-1250; May, 1959.

The operation of a counter in the "m out of n" code using transistors and magnetic cores is described. Its basic units are discussed, and the control of the pulse length of the driving and biasing stages is described in detail. It is shown that the counter is independent of the spreads of the transistor characteristics and variations in the supply voltage.

1040

The Design and Performance of a Hall-Effect Multiplier, R. P. Chasmar, E. Cohen and D. P. Holmes (Metropolitan-Vickers Electrical Co.); *Proc. IEE*, vol. 106, pt. B, suppl. no. 16, pp. 702-705, 746-747; May, 1959.

The construction of a Hall-effect multiplier is described and such design features as linearity, frequency response, temperature stability and circuit considerations are discussed. Applications of the device, including its use in analog computers, are suggested.

1041

The Sources of Error in Hall-Effect Multipliers, A. R. Billings and D. J. Lloyd (University of Bristol); *Proc. IEE*, vol. 106, pt. B, suppl. no. 16, pp. 706-713, 746-747; May, 1959.

The errors produced in a Hall-effect multiplier are examined and are shown to belong to one of two categories; either they are due to coupling between input or output,

or they are produced by nonlinear processes within the device. An estimate of the magnitude of the errors is given and interpreted in terms of carrier leak, modulation leak, and envelope distortion for the particular application of a Hall-effect modulator. Plates constructed of indium antimonide and indium arsenide are compared on the bases of carrier suppression, temperature stability, conversion efficiency, and distortion. Carrier suppressions of up to 80 db can be obtained for both materials.

1042

Physical versus Logical Coupling in Memory Systems, J. A. Swanson (IBM Corp.); *IBM J. Res. & Dev.*, vol. 4, pp. 305-311; July, 1960.

A memory system consisting of bistable, static dissipationless units such as ferrites, ferroelectrics, or cryotrons is considered. For a given amount of physical material the memory capacity may be increased by using smaller volumes of the bistable material for each bit. If made sufficiently small, however, the individual bits will become unreliable because of the influence of thermal agitation and quantum-mechanical tunneling processes. Some unreliability can be tolerated since it can be compensated by redundancy. The optimum size of the individual bit, for maximum information storage, is evaluated. If thermal agitation is the prime source of errors, then the optimum-sized bit involves typically less than 100 of the independent cooperating units (electron spins, dipoles, etc.) which cause the bistability. The maximization process concerns itself only with the preservation of information and not with possible methods of access to the individual bit. In particular, the maximization process neglects complications in the coding equipment needed to read in and out of memory.

1043

High Density Digital Magnetic Recording Techniques, A. S. Hoagland and G. Bacon (IBM Corp.); *IRE TRANS. ON ELECTRONIC COMPUTERS*, vol. EC-9, pp. 2-11; March, 1960.

The use of readback waveform synthesis through "single pulse" superposition is discussed. A comprehensive, yet general, readback simulation program is described which will automatically, for any characteristic pulse, simulate all possible readback signal patterns and test them for specified readback logic as a function of bit density. Amplitude, phase, peak, etc., sensing are compared and the influence of parameter variation on performance is indicated. Good correlation with experiment has been realized and bench time has been greatly reduced. The significance of pulse waveform is clearly revealed and this study has provided a guide to head design (ring and probe), permitting the optimization of a total recording system for high-density storage.

1044

A High Speed, Small Size Magnetic Drum Memory Unit for Subminiature Digital Computers, M. May, G. P. Miller, R. A. Howard, and G. A. Shifrin (Thompson Ramo Wooldridge, Inc.); *Proc. EJCC*, pp. 190-199; December 1-3, 1959.

The electrical and mechanical design

small magnetic drum memory suitable for use in aircraft and missiles is discussed. A nickel-cobalt magnetic coating by the anodizing electrolysis process is utilized, mainly because of its hardness and resistance to wear. The drum, which has a capacity of 1,000 twenty-bit words, has over-all dimensions of $3.7 \times 3.7 \times 7.4$ inches.

145
Simultaneous-Access Matrix Storage Systems, R. C. Minnick (Harvard University); *Annals of the Computation Laboratory*, Harvard University Press, Cambridge, Mass., vol. 30, pp. 144-148; 1959.

Methods whereby several words in a magnetic core memory may be simultaneously addressed are described. In the first method 1 word may be addressed by reading the cores with $1/2(I^2 + 3I + 2)$ sets of wires; horizontal and vertical wires are activated, and redundant input wires appropriately threaded inhibit the unwanted responses. The method may be modified to reduce the number of selection wires and to allow only one set of selection circuitry to handle multiplanar systems. A third method is a radio-frequency nondestructive read-out process.

146
Method of Storing Binary Information in Ferrite Memory Cores with Nondestructive Read-Out, J. K. A. Olsson (Telefonaktiebolaget L. M. Ericsson); *Solid-State Physics in Electronics and Telecommunications*; Academic Press, New York, N. Y., vol. 3, pt. I, pp. 404-410; 1960.

The 0-flux nondestructive ferrite core read-out method in which the binary digits "1" and "0" are represented by the demagnetized state and a remanent state, respectively, of the core is described. The technique is useful in matrix systems which utilize direct word selection. Methods for writing the two digits are discussed and some measurements made on two different cores are presented. The low pulse currents required in the read-out permit the use of transistor drive circuits. A small memory built with a programming unit is briefly described and it is pointed out that the 0-flux method makes possible a trinary memory element if both remanent states and the demagnetized state are used.

147
Transistorized Magnetic-Core Store, J. C. Bray and A. C. Conway (E.M.I. Electronics); *Proc. IEE*, vol. 106, pt. B, suppl. no. 16, pp. 644-648, 698-701; May, 1959.

A transistor-driven magnetic-core store having a capacity of 4096 words, each of 37 bits, which was developed for a large transistorized computing system is described. The drive currents are generated in a central generator, and address selection is achieved by transistor gating circuits. A typical store cycle-reading followed immediately by writing requires 12 μ sec with random access.

148
Miniature Memory Planes for Extreme Environmental Conditions, R. Straley, A. J. Kueper, B. Kane, and G. Tkach (Indiana

General Corp.); *J. Appl. Phys.*, suppl. to vol. 31, pp. 126S-128S; May, 1960.

Ferrite memory planes which are highly compact and can operate over the temperature range -55°C to $+125^\circ\text{C}$ are described. Small size results from the use of a "continuous wire" method of inserting drive lines through memory planes and then folding the planes. This method eliminates the conventional frames and all solder connections between planes, increases reliability, and facilitates assembly of stacked memory planes. A typical folded stack of memory planes occupies as little as 2 per cent of the volume of its conventional counterpart. The new miniature memory stacks perform as well as conventional units. The development of ferrite memory cores operable at ambients as high as 85°C , 100°C , and 125°C (together with the greatly reduced volume of the memory stack) allows operation under extreme environmental conditions with a minimum of space and power requirements. The folded memory planes are packaged with a heating element and control circuit which maintain the temperature of the cores at the maximum ambient. A tested prototype of twelve 16×16 memory planes, along with the heating element and control circuit, measures 2 inches \times 2 $\frac{1}{2}$ inches \times 2 $\frac{1}{2}$ inches and has been successfully operated in the temperature range -55°C to $+125^\circ\text{C}$. Ferrite cores of both the "fast" relatively high drive and relatively "slow" lower drive type have been perfected. They are Mg-Mn ferrites with possible minor additions of other bivalent oxides.

1049
A Fast Random-Access Diode-Capacitor Store Using Transistors, A. C. Conway (E.M.I. Electronics); *Proc. IEE*, vol. 106, pt. B, suppl. no. 16, pp. 657-662; May, 1959.

A fast random-access store using two semiconductor diodes and a capacitor to store each binary bit is described. At present, the store consists of 64 words of 38 parallel bits, with a random-access cycle time at any selected address of 4 μ sec. The design of the selection circuits is described, including a reference to the use of transistors to produce voltage pulses of either polarity having well-defined amplitudes. Reference is made to the sensing and writing circuits, and also to the selection of diodes for use in the storage elements. In addition, information on reliability during operation is given.

1050
The Woven Cryotron Memory, A. E. Slade (Arthur D. Little, Inc.); *Annals of the Computation Laboratory*, Harvard University Press, Cambridge, Mass., vol. 30, pp. 326-333; 1959.

The basic principles of a cryogenic parallel access read-only woven memory are described. Each word is represented by a unique pattern of superconductive wire woven in the memory. Such a memory is essentially a giant comparator in which any random input may be compared with the entire storage simultaneously. The weaving technique for constructing such a memory is extremely simple. Obvious applications are the storage of large semipermanent random access catalogs and function tables.

1051

Magnetic Selectors, M. Karnaugh (Bell Telephone Labs.); *Annals of the Computation Laboratory*, Harvard University Press, Cambridge, Mass., vol. 30, pp. 186-191; 1959.

The main types of magnetic selectors and stepping switches for controlling access to core memory arrays are described. Use of coincident-voltage output networks makes it feasible to select one of up to 1000 outputs, and hence to give access to very large coincident current memory arrays.

1052

A Code Translator for Letter-Sorting Machines, J. D. Andrews (Post Office Engrg. Dept.); *Proc. IEE*, vol. 106, pt. B, suppl. no. 16, pp. 637-643; May, 1959.

A transistorized code translator aimed at reducing the memory required for manual or machine sorting of mail is described. The translator employs a matrix of 5×26 rectangular B/H loop cores to translate a five (or less) alphabet character code, derived from the address on the envelope, into one of 144 possible output signals. The maximum capacity of the present translator is about 4000 five-character codes.

1053

A Silicon Transistorized Scaling Stage, L. B. Gardner (Litton Industries); *IRE TRANS. ON INSTRUMENTATION*, vol. I-9, pp. 55-59; June, 1960.

The design, packaging, and evaluation of a scaling stage which utilizes silicon transistors, thereby achieving stable operation at temperatures in excess of 110°C , is presented. The relative advantages and disadvantages of operating the semiconductors in the saturated or nonsaturated region is discussed and several practical circuits of each type are given. From laboratory measurements it appears that for a nonsaturated fast flip-flop, the output transient response is independent of the input transient response. An hypothesis for explaining this phenomenon is given along with the description and conclusions of controlled experiments designed to test the hypothesis. In these experiments several circuits which differed only in the manner of preventing saturation were examined. In all of the devices, only readily available production components were employed. The finally evolved unit is characterized by output rise and fall times of 15 millimicroseconds or less, a delay time of less than 20 millimicroseconds, and a resolution time of less than 50 millimicroseconds for pulse triples. Photographs, circuit diagrams, and typical waveforms of this unit are presented, along with applications of the device to nuclear instrumentation and computer logic.

1054

The Use of Transistors in a Digital Correlator for Processing Radar Information, A. L. Cain, P. Swift, and A. T. Watts (Mullard Res. Labs.); *Proc. IEE*, vol. 106, pt. B, suppl. no. 16, pp. 649-656; May, 1959.

A transistorized digital system for improving the signal/noise ratio of a search radar by correlating the responses from several successive transmitted radar pulses

is described. The main emphasis is on the circuit techniques employed. The radar information is first quantized into 2 levels of amplitude ("0" and "1") and then into 1024 range elements of $\frac{1}{4}$ nautical mile each, *i.e.* 3.09 μ sec. The correlation is achieved by counting the "1's" stored at each range for a number of consecutive radar PRF periods and deciding whether or not the results are significant. The criteria chosen for this should enable the system to have an over-all bearing accuracy somewhat better than the antenna beamwidth. Four separate correlation circuits are used, each handling every 4th range quantum. Thus the clock period is 12.4 μ sec, which allows the use of standard magnetic-core-storage techniques. The machine is entirely transistorized. The circuits described include 1) a precision 323-kc triggered LC oscillator, 2) high-speed logical circuits using transistors and diodes, 3) a high-speed reversible counter and 4) parts of the storage system.

1055

Feasibility Study for a Keyboard Type Selector Plugboard and Plugboard Checker, R. E. Michaud (Computer Control Co., Inc.); *U. S. Govt. Res. Repts.*, vol. 33, p. 535 (A), May 13, 1960; PB 137 513 (order from LC Mi\$4.50, Ph\$12.30).

The feasibility of replacing a plugboard method of connecting logical elements by an automatic method using a paper tape or a keyboard is discussed. Two possible means of implementation are considered: the telephone crossbar and the magnetic transfluxor with associated electronic circuits. The transfluxor is adjudged to be superior, and a demonstration unit constructed to illustrate the logical design and circuit techniques involved is described.

A-5: EQUIPMENT—ANALOG COMPUTERS

1056

Frequency-to-Period-to-Analog Computer for Flowrate Measurement, T. W. Berwin (University of California); *IRE TRANS. ON ELECTRONIC COMPUTERS*, vol. EC-9, pp. 62-71; March, 1960.

The Frequency - to - Period - to - Analog Computer, a special-purpose nonlinear analog computer which accepts an ac voltage of varying frequency, acts upon the period of each cycle, computes the inverse of the time period, $e=1/T$, and holds the information for the period of the next cycle, is described. The output voltage is a level which is proportional to the input frequency $f=1/T$ computed once for every cycle. The system is accurate to better than ± 0.5 per cent of $\frac{2}{3}$ full scale. Application of the computer is discussed and results for fast readout and recording of gas and liquid turbine type flowmeters are presented. Extensions of the circuits used can produce voltages proportional to $\ln t$ or $1/t^2$, for time t greater than a small positive number.

A-6: EQUIPMENT—ANALOG-DIGITAL COMPUTERS

1057

A Combined Analog-Digital Differential Analyzer, H. K. Skramstad (Natl. Bur. Standards); *Proc. EJCC*, pp. 94-100; December 1-3, 1959.

An analog-digital differential analyzer which combines the analog advantages of high speed and continuous representation of variables with the digital capability of high precision and dynamic range is described. It is based on representing dependent variables by two quantities, a digital number representing the more significant part and an electrical voltage representing the less significant part. As in the electronic analog computer, time is the independent variable. The design of components such as integrators and multipliers required to build a computer of this combined type is given and examples of the solution of a few elementary differential equations are presented.

1058

A 2-Channel Data Link for Combined Analog-Digital Simulation, J. Greenstein (Convair); *Commun. and Electronics*, (*Trans. AIEE*, vol. 79, pt. I), no. 47, pp. 40-44; March, 1960.

Following a discussion of the characteristics of digital and analog computers, a two-channel data link for connecting a digital computer (the Sperry Rand ERA 1103) and an analog computer (550 operational amplifier analog computer) is described. The application of the data link is illustrated in the real-time simulation of a guided missile system. The link permits a more realistic simulation than is otherwise possible. Several other advantages of the arrangement are also pointed out.

1059

Conversion Between Analogue and Digital Measures, R. H. Tizard (Associated Electric Industries Ltd.); *Computer J.*, vol. 3, pp. 51-59; April, 1960.

The text of an introductory lecture which enumerated the principles and standard techniques of analog-digital conversion is presented. Many of the more common mechanical and electrical methods are described. Among the topics considered are sampling, filtering, and coding.

B-1: SYSTEMS—THEORETICAL DESIGN

1060

Optical Data Processing and Filtering Systems, L. J. Cutrona, E. N. Leith, C. J. Palermo, and L. J. Porcello (University of Michigan); *IRE TRANS. ON INFORMATION THEORY*, vol. IT-6, pp. 386-400; June, 1960.

Optical systems, which inherently possess two degrees of freedom rather than the single degree of freedom available in a single electronic channel, appear to offer some advantages over their electronic counterparts for certain applications. Coherent optical systems have the added property that one may easily obtain many successive two-dimensional Fourier transforms of any given light amplitude distribution; or, by use of astigmatic optics, one-dimensional transforms can be obtained. Therefore, most linear operations of an integral transform nature are easily implemented. The optical implementation of integral transforms which are of importance to communication theory is discussed; the general problems of optical filter synthesis and multi-channel computation and data processing are introduced, followed by a discussion of potential applica-

tions. Astigmatic systems, which permit multi-channel operations in lieu of two-dimensional processing are treated as a special case of general two-dimensional processors. Complex input functions are discussed with relation to their role in coherent optical systems. [See also *IRE TRANS. ON AUTOMATIC CONTROL*, vol. AC-4, pp. 13-149; November, 1959.]

B-2: SYSTEMS—DESCRIPTIONS

1061

The System Organization of Mobidic B, S. K. Chao (Sylvania Electric Products); *Proc. EJCC*, pp. 101-107; December 1-3, 1959.

MOBIDIC B, an all-transistorized mobile computer mounted in a standard army trailer, is described. It is a general-purpose, parallel, binary synchronous, fixed-point, and duplexed data processing system containing two basic processors identical in characteristics internally tied together to the same system transfer bus. Both processors share a common set of input-output devices and each is capable of operating an independent program without interference. They are also capable of duplexed operation, allowing either processor to monitor and extend control over the other. In addition to the 8192-word high-speed core memory in each processor, there exists a 50 million-bit mass memory. This memory is treated as an input-output device, addressable by in-out instructions. A data retrieval unit is incorporated to facilitate data searching from the magnetic tape and mass memory.

1062

A Mobile General-Purpose Data-Processing System, C. Pilnick (Consolidated Automation); *IRE TRANS. ON INSTRUMENTATION*, vol. I-9, pp. 35-39; June, 1960.

A mobile data-processing system suitable either for expansion of existing telemetry data reduction facilities or as an independent data processor at remote test areas is described. The equipment is mounted in a forty-foot, air-conditioned van, and includes facilities for acquiring data from a wide variety of transducers, conditioning and normalizing signals, recording in both analog and digital form, processing selected channels for entry into an IBM 704 computer, data editing and tabular printout. The system will accept inputs as low as one millivolt full-scale, and is designed for use with a maximum of 216 input data channels representing signals from variable reluctance strain gauge bridge, thermocouple, potentiometer, flow rate, acoustic and accelerometer transducers. Recording instrumentation media include digital and analog magnetic tape, punched paper tape, electric typewriter, direct-writing oscillographic recorders, strip chart recorders, and visual presentation from both digital and analog voltmeters. Special design and construction techniques necessary for reliable operation under mobile conditions are described.

1063

Bendix G-20 System; *Commun. Assoc. Comp. Mach.*, vol. 3, pp. 325-328; May, 1960.

The main specifications, order structure, and operating characteristics of the Bendix

0 general purpose, automatic data processing system are presented. A standard line called Monitor controls input-output operations, permits the concurrent operation of two or more programs, and automatically schedules the use of peripheral equipment on the basis of a priority program selected by the user.

4 **s—A New Concept in Large Computer Design;** *Commun. Assoc. for Comp. Mach.*, vol. 3, pp. 367-368; June, 1969.

The main features of ATLAS, a new large-scale computer developed jointly by the University of Manchester and Ferranti, are described. Newly developed adding units reduce the average time for a 48-bit floating point addition to 1.1 per second. A section of 4096 word core memory operates independently with a cycle time of 100 nsec. Rapid fixed storage is provided by a woven wire mesh with ferrite slugs at intersections, and the back-up storage is magnetic drums and tape. Sophisticated multi-programming facilities are provided.

5 **ce Data Processing System,** L. P. Malone, Jr. (Melpar, Inc.); *U. S. Govt. Res. Rep.*, vol. 33, p. 535 (A), May 13, 1960; PB 144 797 (order from LC Mi\$6.30, Ph\$19.80).

The system programming, the results of feasibility study, and the design and development of transistorized plug-in modules for a digital voice data processing system are presented. This system, being fabricated to support the development of a speech band compression technique, is a special purpose computer operating from a 400-kc clock. Several operational modes are provided to enable use of the voice data processing system as a data accumulating and processing device and then as a complete communication system simulator. A mathematical design analysis and a description of operational evaluation tests for one of the unit modules are included as appendices.

B-3: SYSTEMS—APPLICATIONS

5 **Multi-Sequence Computer as a Communications Tool,** J. N. Ackley (Internat. Electric Corp.); *Proc. EJCC*, pp. 114-119; December 1-3, 1959.

Possible applications as a communications tool of a multisequence computer in which more than one sequence or program operates independently, time-sharing the central processing unit, are discussed. The computer is made to time-share on an on-demand basis between all of the input and output devices. The control sequences and buffering can be provided by the central processing unit. A multi-sequence computer, which permits economical integration of a multiplicity of input and output devices, achieves a very rapid and economical message switching center by connecting the communications lines as the input and output devices. This configuration can also be utilized as a real time data processing system or a real time control system.

C-2: AUTOMATA—ARTIFICIAL

1067

The Logic of Fixed and Growing Automata, A. W. Burks (University of Michigan); *Annals of the Computation Laboratory*, Harvard University Press, Cambridge, Mass., vol. 29, pp. 147-188; 1959.

Discrete, synchronous, deterministic computers are referred to as automata. Several languages for describing automata and methods for transforming expressions from one language to another are presented and some general theorems concerning automata are proved. Precise definitions for fixed and growing automata are offered and a distinction is made between bounded growing automata such as the human brain, the thresholds of whose neurons change with time, and unbounded automata, such as Turing machines. A computer with indefinitely extensible tapes is an example of a growing automaton. [See also U. S. Govt. Res. Repts., vol. 33, p. 535 (A), May 13, 1960; PB 144 660 (order from LC Mi\$3.00, Ph\$6.30).]

1068

Regular Expressions and State Graphs for Automata, R. McNaughton and H. Yamada (University of Pennsylvania); *IRE TRANS. ON ELECTRONIC COMPUTERS*, vol. EC-9, pp. 39-47; March, 1960.

Algorithms for 1) converting a state graph describing the behavior of an automaton to a regular expression describing the behavior of the same automaton and 2) for converting a regular expression into a state graph are presented. These algorithms are justified by theorems, and examples are given. A brief introduction to state graphs and the regular-expression language is also given.

D-1: PROGRAMS—AUTOMATIC PROGRAMMING, DIGITAL COMPUTERS

1069

Some Remarks on the Game "Dama" Which Can Be Played on a Digital Computer, N. V. Findler (Colonial Sugar Refining Co. Ltd.); *Computer J.*, vol. 3, pp. 40-44; April, 1960.

The strategies employed in programming the computer SILLIAC to play the Middle-European game Dama, akin to checkers, are described. A learning process whereby an optimal grand strategy can be achieved is suggested. The techniques employed have application in the general field of intelligence simulation.

1070

A Start at Automatic Storage Assignment, R. L. Patrick; *Commun. Assoc. for Comp. Mach.*, vol. 3, pp. 321-322; May, 1960.

A technique whereby sets of equations can be arranged in computational order and checked for computability is described. The technique indicates what equations can be handled in parallel (assuming one has parallel arithmetic facilities) or can be considered a logical entity. An efficient allocation of high-speed memory is also determined, so that memory is reassigned as soon as its immediate duties are fulfilled.

1071

Multiprogram Scheduling. Parts 1 and 2. Introduction and Theory, E. F. Codd (IBM Corp.); *Commun. Assoc. for Comp. Mach.*, vol. 3, pp. 347-350; June, 1960.

In order to exploit fully a fast computer which possesses simultaneous processing abilities, the computer should to a large extent schedule its own workload. The scheduling routine must be capable of extremely rapid execution if it is not to prove self-defeating. The construction of a schedule entails determining which programs are to be run concurrently and which sequentially with respect to each other. A concise scheduling algorithm which tends to minimize the time for executing the entire pending workload (or any subset of it), subject to external constraints such as precedence, urgency, etc., is described. The algorithm is applicable to a wide class of machines.

1072

Report on the Algorithmic Language Algol 60, P. Naur, et al.; *Commun. Assoc. for Comp. Mach.*, vol. 3, pp. 299-314; May, 1960.

A complete description of Algol 60, the latest version of the algorithmic language Algol, is presented. Three different levels of language are recognized, namely, a reference language, a publication language, and several hardware representations. A catalog of the symbols of the reference language is provided.

1073

The Optimal Organization of Serial Memory Transfers, A. Gill (University of California); *IRE TRANS. ON ELECTRONIC COMPUTERS*, vol. EC-9, pp. 12-15; March, 1960.

The optimal compilation of programs whose function is to transfer words of information from one location in a serial memory to another is considered. The most important optimization tool is the "timing schedule," which facilitates the analysis of various transfer schemes and the determination of the fastest one. The procedure described for optimizing serial transfers is readily programmable for computer execution and is directly applicable to a general class of transportation problems.

1074

Compiling Connectives, C. J. Swift (Computer Sciences Corp.); *Commun. Assoc. for Comp. Mach.*, vol. 3, pp. 345-346; June, 1960.

The operation of the Honeywell 800 compiler in translating connectives from a FACT language to machine language is described. The FACT language is adapted to accept as many uses of connectives in everyday English as possible. The compiler operates on connectives by expanding the original source statements to generate an equivalent statement in which connectives connect only complete conditional or imperative clauses.

1075

Simcom—The Simulator Compiler, T. G. Sanborn (Space Technology Labs., Inc.); *Proc. EJCC*, pp. 139-142; December 1-3, 1959.

SIMCOM, a program for generating computer simulation programs to be run on an IBM 709 computer, is discussed. SIMCOM accepts statements written in a specialized simulation-oriented language and generates, in SCAT language, instructions similar to those prepared by a human programmer during the preparation of a simulation program. SCAT instructions are generated from SIMCOM statements with a single pass through the source program.

D-2: PROGRAMS—APPLICATIONS, DIGITAL COMPUTERS

1076

The First Year's Experience With a Large Computer in a Life Assurance Office, R. L. Sutton (Confederation Life Assoc., London); *Computer J.*, vol. 3, pp. 2-9; April, 1960.

The simultaneous conversion of all ordinary policy operations from manual handlings to an electronic data processing system for a large life assurance office is described. The first year's experience of the system, including the problem of transatlantic transportation of input data and results, is commented on. The disadvantages encountered are considered to be of a superficial nature and easily rectifiable.

1077

Problems of Auditing Computing Data: Internal Audit Practice and External Audit Theory, T. R. Thompson (LEO Computers Ltd.) and F. C. de Paula (Robson Morrow and Co.); *Computer J.*, vol. 3, pp. 10-14; April, 1960.

The auditing problems associated with the widespread commercial use of electronic data-processing systems are discussed. New methods of both internal and external audit to replace manual checks against error and fraud are described. Careful authorization of alterations to programs, special spot-checking programs, a security copy of all print-outs, and more frequent attendance of auditors are among the means advocated.

1078

Data Processing in University Administration, P. F. Windley, L. R. Kay, and A. Rowland-Jones (University of Leeds); *Computer J.*, vol. 3, pp. 15-20; April, 1960.

The initial stages of handling student records on an electronic data processing system are described. Extremely rapid preparation and processing of the relevant data on each student are necessary to ensure that the resulting output is of maximum utility to both faculty and administration staff. Among the benefits realized are the earlier distribution of lists and statistics and the reduction of clerical labor and of routine work falling on faculty members.

1079

Computers in Medical Data Processing, R. S. Ledley (George Washington University) and L. B. Lusted (University of Rochester); *Operations Res.*, vol. 8, pp. 299-310; May-June, 1960.

The ideas inherent in the utilization of digital electronic computers in medical data processing are briefly summarized. Concepts

associated with the application of a sequential decision theory to the analysis of medical diagnosis and with the accumulation and recall of individual medical records are discussed. It is concluded that the importance of a national health computer network cannot be overestimated, both as an aid to increasing individual good health and longevity and as a vast new source of medical information concerning mankind. Present-day computer technology indicates that such a health computer network is entirely feasible.

1080

The Automatic Digital Computer as an Aid in Medical Diagnosis, C. B. Crumb, Jr. (Bendix Aviation Corp.) and C. E. Rupe (Henry Ford Hospital, Detroit); *Proc. EJCC*, pp. 174-180; December 1-3, 1959.

It is suggested that by means of a statistical correlation technique digital computers can greatly improve medical diagnostic procedures. Correlation constants which express the probability of the association of each symptom with each disorder would be stored in the bulk storage of the computer. Suspected disorders and observed or reported symptoms would be placed in the computer working storage. For each disorder the appropriate table of correlation constants would be extracted from the bulk storage and transferred to the working storage. The constants would then be modified if necessary and the appropriate ones summed up to give the relative probability index numbers. The disorder with the largest index number should be the correct diagnosis or the one with the highest correctness probability. The computer requirements are discussed and it is pointed out that the storage of data in the computer memory will result in more reliable correlation constants than are now available.

1081

Train Performance Calculated by Digital Computer—Supplemental Programs, J. E. Hogan (Pennsylvania Railroad Co.); *Applications and Industry*, (Trans. AIEE, vol. 79, pt. II), no. 48, pp. 114-118; May, 1960.

Two programs for the preparation of data required in an IBM-650 program for calculating train performance are described. The MALT (maximum acceleration on level, tangent track) calculating program and the track data finalizing program greatly reduce the time required to prepare the preliminary data.

1082

Industrial Computers for Tank Farm Inventory Control and Data Handling, E. B. Turner and R. J. Noorda (General Electric Co.); *Elec. Engrg.*, vol. 79, pp. 390-393; May, 1960.

The use of a general-purpose, digital, stored-program computer for the collection and processing of data from the storage facilities of a large tank farm is discussed. The major functions which the computer must perform are listed and the equipment necessary to perform these functions is described.

1083

The Solution of Simultaneous Ordinary Differential Equations Using a General Purpose Digital Computer, W. H. Anders (Bendix Aviation Corp.); *Commun. Assn. for Comp. Mach.*, vol. 3, pp. 355-360; June, 1960.

The program for solving a set of simultaneous ordinary differential equations is divided into two sections, namely integration and function evaluation. Means for an effective use of machine storage are described, and an analysis of the truncation error for a Runge-Kutta type procedure is provided.

1084

Transferability of Urey-Bradley Force Constants I. Calculation of Force Constants on a Digital Computer, J. Overend and J. Scherer (Dow Chemical Co.); *J. Chem. Phys.*, vol. 32, pp. 1299-1295; May, 1960.

A program for the calculation of Urey-Bradley force constants on the Datatron 2 digital computer is described. The secular equation is set up and solved in internal coordinates, the potential energy being transformed from Urey-Bradley space to internal coordinate space by a matrix Z . This same matrix is also used to transform the Jacobian of λ with respect to the force constants from internal-coordinate to Urey-Bradley space, thereby allowing the direct determination of Urey-Bradley force constants. A method whereby the Z matrix and Wilson's G matrix may be set up by the computer from the geometrical parameters of the molecule is described.

1085

New Ray Tracing Scheme, P. W. Forster (University of Tasmania); *J. Opt. Soc. Am.*, vol. 50, pp. 528-533; June, 1960.

A detailed theoretical treatment of a new algebraic ray-tracing scheme for tracing rays from an object point through any axis-symmetrical optical system, including catadioptric systems which contain spherical surfaces only, is given. The coordinate systems utilized are explained and an example of a skew ray trace through a wide angle system is presented. A Deuce computer has been programmed for this ray trace, and details of this program are given. A predetermined scan interval is given to the machine which then proceeds automatically to trace from an object point rays spaced at this interval over the first polar tangent plane. For pencils of all obliquities, vignetting is carried out by the machine, which produces as one of the results the apparent shape of the entrance pupil.

1086

Unusual Techniques Employed in Heat Transfer Programs, D. J. Campbell and D. Vollenweider (General Electric Co.); *Proc. EJCC*, pp. 143-147; December 1-3, 1959.

An IBM 704 program for solving transient and steady state heat transfer problems is described. The program permits the analysis of three-dimensional problems with arbitrary geometry and several combination modes of heat transfer. An unusual method of describing geometry and of presenting input data in symbolic form is discussed.

of input processing, testing, and organization are described. Further extensions of these methods and computational techniques are proposed.

7 Solutions of the Shortest-Route Problem—Review, M. Pollack and W. Wiebenson (Stanford Res. Inst.); *Operations Res.*, vol. 8, pp. 224–230; March–April, 1960.

Several methods for determining the shortest route through a network are described and their relative merits are discussed. Most of the methods are intended for analog and digital computation; however, analog methods are included. The dual-between the shortest-route problem and network capacity problem is briefly mentioned.

8 Evaluation of AM Data System Performance by Computer Simulation, R. A. Gaby (Bell Telephone Labs., Inc.); *Bell J. Tech. J.*, vol. 39, pp. 675–704; May, 1960.

The mathematical relationships that describe an amplitude-modulated data system developed in a form suitable for programming on a high-speed digital computer. These equations contain expressions that specify in general terms the transmission-frequency characteristics of a transmission medium. A data signal composed of a train of raised-cosine shaped pulses is generated and simulated in the simulating process. The simulation provides a means for computing the resulting response of systems to pulse trains. The performance of a double-sided AM data system is evaluated from measurements of the maximum vertical ringing, or aperture, of the eye pattern induced by the received signal. This aperture is related to the system performance in terms of signal-to-noise ratio and error rate of the system. A verification of this technique is made by simulating the conditions of an experimental laboratory data system and the computer and comparing computed and measured performance.

9 Computation of the Equilibrium Composition of Burnt Gases, R. L. Potter and J. Vanderkulk (Bell Aircraft Corp.); *J. Chem. Phys.*, vol. 32, pp. 1304–1307; May, 1960.

The multicomponent chemical equilibrium composition problem is discussed generally and is formulated suitably for digital computer calculations. A geometric interpretation of the equations used to specify the chemical system is also given.

10 Combined Analog-Digital Simulation of Engineering Problems, F. W. Prudden (Nat. Res. Labs., Ottawa); *U. S. Govt. Res. Rep.*, vol. 33, p. 535 (A), May 13, 1960; NTIS, 144 887 (order from LC \$2.40, plus \$3.30).

A simple but realistic dynamic system is considered, and the relative advantages of analog and digital methods of solution are investigated. For solution accuracy limited to 4 decimal digits, the analog method is cheaper. However, for certain mathe-

matical operations such as long-term integration and generation of complicated functions, digital computer accuracy may be necessary. The coupling of analog and digital machines is discussed, and the relevant sampled-data theory is introduced. The stability of such combined systems in calculations is considered. Finally some examples of combined calculations are given.

1091

The Analysis of Large Structural Systems, R. K. Livesley (University of Cambridge); *Computer J.*, vol. 3, pp. 34–39; April, 1960.

A technique for analyzing large structural frames on an electronic computer is described. The technique is of more general application and is suitable for electrical network analysis. Since the matrices involved in the calculations are sparse, the solution is speeded up by solving a number of sub-systems and matching these solutions together. A principal feature of the technique is a packing system for the efficient storage of large submatrices.

1092

Digital Simulation of a Massed-Bomber, Manned-Interceptor Encounter, L. Brotman and B. Seid (Hughes Aircraft Co.); *Operations Res.*, vol. 8, pp. 421–423(L); May–June, 1960.

A program for simulating on the IBM 704 digital computer the performance of an advanced-type manned-interceptor weapon system against a massed raid of enemy bombers is reported. The program can accommodate a maximum of 250 interceptors and 500 bombers. Particular emphasis in simulating this problem was placed on close conformity to reality and sufficient flexibility for the handling of many different situations.

1093

Computers and Change-Ringing, D. G. Papworth (University of Durham); *Computer J.*, vol. 3, pp. 47–50; April, 1960.

The rules of allowable permutations that define the sequences of bells to be rung in change-ringing on church bells are described. A program for the generation of new sequences on a Ferranti Pegasus computer is outlined and its results are appraised.

1094

The Mathematical Model Approach to Computer Control, D. B. Brandon (Thompson-Ramo-Wooldridge Products Co.); *IRE TRANS. ON INDUSTRIAL ELECTRONICS*, vol. IE-7, pp. 15–20; March, 1960.

Two quite different bases for establishing an on-line computer control system for a manufacturing process have been described in the literature. These are the "exploratory" or "teleological" approach employing a mathematical model of the process. Both methods, when applicable to a particular plant installation, lead to considerably improved process control. In an effort to clarify the kind of situation in which predictive control is to be preferred, the major criteria are presented and described in general terms. Emphasis is placed on the requirements of plants in the chemical, petrochemical, petroleum, and similar industries. The elements of a predictive control system for a chemical-type plant are outlined.

1095

Prime Number Coding for Information Retrieval, A. H. Cockayne and E. Hyde (Imperial Chemical Industries, Ltd.); *Computer J.*, vol. 3, pp. 21–22; April, 1960.

A technique of coding file items by assigning a prime number to each property that can be possessed by an item is described. The number coding an item is the product of the primes coding the properties that the item possesses. When any particular item possesses a small proportion of the total allowable number of properties, the system is more economical in storage space and in search time than a system in which one bit is assigned to each property. To determine whether an item possesses a certain property its code number is divided by the corresponding prime and the remainder is tested for equality with zero. The system is applied to a file of organic chemical compounds.

1096

A Character-Recognition Study, W. E. Dickinson (IBM Corp.); *IBM J. Res. & Dev.*, vol. 4, pp. 335–348; July, 1960.

A study of the single-gap-scan approach to character recognition, using an IBM 650 for simulation, is reported. Ten specially designed digits were used in this study. Character recognition is discussed in terms of some simple concepts from n -dimensional geometry. The main contribution is an effective method for using a computer to aid in the design of the type font. This procedure is a natural development of the vector approach. Experimental results show the sensitivity of the system to phasing. An expression for a "quality factor" is given and the relationship of this factor to errors and to ink density is illustrated.

1097

Optimization of Reference Signals for Character Recognition Systems, I. Flores (Dunlap and Associates, Inc.) and L. Grey (Teleregister Corp.); *IRE TRANS. ON ELECTRONIC COMPUTERS*, vol. EC-9, pp. 54–61; March, 1960.

The role of signal structure in a signal discrimination system is discussed. The optimality criterion for reference signals for detection in the case of white Gaussian independent noise is defined. The need for normalization of the reference signals is demonstrated and a geometric interpretation is presented. Optimum classes are obtained and several examples are cited. A theoretical optimum class of signals is derived against which any set of signals developed within given constraints may be rated.

1098

A Method for the Design of Pattern Recognition Logic, S. D. Stearns (Sandia Corp.); *IRE TRANS. ON ELECTRONIC COMPUTERS*, vol. EC-9, pp. 48–53; March, 1960.)

The general problem of pattern recognition is regarded as a problem wherein the recognition device is presented with a plane array of black-or-white elements and must decide to which general class (pattern) this array belongs. A method for reducing the necessary amount of logic, which is basically a method for reducing Boolean equations in many variables which contain large numbers of redundant or "don't care" terms, is pre-

sented. The reduced logic is in the form of Boolean functions of the black-or-white elements. Some experimental results, in which this logic has been mechanized with diodes are discussed.

1099

The Automatic Transcription of Machine Shorthand, G. Salton (Harvard University); *Proc. EJCC*, pp. 148-159; December 1-3, 1959.

It is suggested that speech can be provided as machine input by utilizing a stenographic transcript. A brief description of the stenotype machine is given. The basic rules of stenotype and problems of stenotype translation are considered, and programs for the production of pseudo-English on the UNIVAC I computer are described. Many programs originally written for automatic Russian to English translation were found useful. In some cases, however, small alterations to the original programs were necessary.

D-3: PROGRAMS—TECHNIQUES, DIGITAL COMPUTERS

1100

Solving Noise Problems in Digital Computer Memories, A. H. Ashley and E. U. Cohler (Sylvania Electric Products, Inc.); *Electronics*, vol. 33, pp. 72-74; March 25, 1960.

The use of a drive-sampling core in the transistorized memory of MOBIDIC computer to generate strobe pulses more precisely defined than those generated by fixed strobe pulses is discussed. This new technique produces optimum strobe time in spite of variations in temperature, circuit delay, and drive current waveform. Strobe pulse, which is sensitive not only to the time at which current starts, but also to the waveform of the current, is produced by the ONE output of a memory core which has the same drive as the selected memory word.

1101

Abbreviating Words Systematically, J. A. Barrett and M. Grems (IBM Corp.); *Commun. Assoc. for Comp. Mach.*, vol. 3, pp. 323-324; May, 1960.

A systematic method of abbreviating words or phrases to specified computer word size is described. Detailed rules for the order in which the letters in a word should be removed are provided. The most important are that the first letter of a word is always to be retained, and the remaining letters are removed according to a frequency scale, starting from the right-hand end of the word.

1102

Automation of Computer Panel Wiring, G. W. Altman, L. A. de Campo, and C. R. Warburton (IBM Corp.); *Commun. and Electronics (Trans. AIEE)*, vol. 79, pt. I, no. 48, pp. 118-125; May, 1960.

A "design mechanization" program written for the IBM 704 and 705 computers which prepares back-panel wiring lists for developmental data processing machines is described. The back-panel wiring lists describe how the circuit components are connected to perform logic and provide bills of material and other production control information.

The program reduces the two engineering man-weeks previously required to produce a wiring list for a panel to 30 minutes of computer time and 6 hours of key punching and verification.

1103

Solution of Simultaneous Linear Equations Using a Magnetic Tape Store, D. W. Barron and H. P. F. Swinnerton-Dyer (Cambridge University); *Computer J.*, vol. 3, pp. 28-33; April, 1960.

The problems involved in solving a set of simultaneous linear equations when magnetic tape is used for auxiliary storage is described. A technique based on Gaussian elimination that uses row storage is presented. Means of checking intermediate results and of minimizing the number of word transfers are discussed.

D-4: PROGRAMS—TESTING, DIGITAL COMPUTERS

1104

Interval Estimation of the Time in One State to Total Time Ratio in a Double Exponential Process, W. R. Neal (General Electric Co.); *Commun. Assoc. for Comp. Mach.*, vol. 3, pp. 361-366; June, 1960.

The exponential distribution is frequently used in the estimation of waiting times and consequently in the mean expected time to failure of a large electronic system. If the repair times following breakdowns are also assumed to be exponentially distributed, a double exponential stochastic process results. The distribution of the observable "uptime ratio" is derived in terms of the eventual expected values as a parameter, and the maximum likelihood estimate of the parameter and the cumulative sampling distribution as a polynomial are obtained.

1105

On the Automatic Detection of Scaling Errors in an Ordvac-Type Arithmetical Organ, G. W. Reitwiesner (Aberdeen Proving Ground); *U. S. Govt. Res. Repts.*, vol. 33, pp. 534-535 (A), May 13, 1960; PB 144 653 (order from LC \$2.70, Ph\$4.80).

In preparing programming for the solution of problems by fixed radix calculating machines, programmers must scale the arithmetic to satisfy certain number-size restrictions which exist inherently in the functioning of the machines. In complicated problems this may not always be possible, and considerations of machine solution time may prohibit resort to programmed floating radix operation. A very definite advantage accrues when circuits are incorporated into the machine to recognize unanticipated violations of these restrictions and to effect appropriate alarm action when they occur. The design of such circuits is discussed.

1106

Instrumentation for Complex Signal Environment Testing, D. Krueger and G. Herlt, Jr. (HRB-Singer, Inc.); *IRE TRANS. ON INSTRUMENTATION*, vol. I-9, pp. 13-18; June, 1960.

A simulation program and the equipment developed to facilitate the environmental testing of new receiver, data processing, and

display systems without costly, time-consuming field tests are described. The simulator system permits simulation of high density signal areas, complex pulse-type modulations, and the effects of bandwidth suppression when magnetic tape recordings are employed.

1107

The Economics of Test Packages, M. Dean (Sperry Gyroscope Co.); *IRE TRANS. ON INSTRUMENTATION*, vol. I-9, pp. 19-21; June, 1960.

The high costs of testing for reliability are a deterrent to adequate reliability testing efforts in development programs. Because the enormous sample times required, component (part) testing on the project level is usually prohibitive. A method called "test packages" which, when combined with adequate part qualification testing, will yield valuable reliability data at a substantial lower cost is proposed. This method is particularly well suited for computers and other devices with repetitive assemblies. Furthermore, this method yields data based on actual circuit use of the parts.

1108

Statistical Error Analysis of a Fire Control Digital Computer, L. H. Chapin (Minneapolis-Honeywell Regulator Co.) and I. Whiteman and W. Dixon (General Analytics Corp.); *Proc. Fifth Natl. Symp. on Reliability and Quality Control in Electronics*, pp. 224-229; January 12-14, 1959.

An error analysis of a complex fire control digital computer is presented. Through the use of a statistically designed experiment, a measure of the performance of the system is obtained with what is felt to be reasonable computational effort. The fractional factorial experiment used permits calculation of first order effects of the input parameter perturbations on the output functions, and an estimate of the interaction effects. These effects are further combined to provide an over-all estimate of the standard deviation of each output function. Statistical design applied to planning a numerical analysis is shown to increase the information obtained and to reduce the magnitude of the analysis required.

D-5: PROGRAMS—APPLICATIONS ANALOG COMPUTERS

1109

On the Determination of Certain Errors Analog Computers, N. L. Sosenskii (Moscow); *Automation and Remote Control*, vol. 20, pp. 1349-1358; October, 1959.

The effect of the nonlinearity of the frequency characteristics of analog computer operational elements in the solution of linear differential equations with constant coefficients is discussed. A graphic-analytical method based on the logarithmic frequency characteristics is employed to determine the solution errors. An example of the determination of the error in solving a second-order equation is given for the case in which the operational amplifier has a frequency characteristic of complicated form and possesses a number of parasitic elements.

Simulation of Transfer Functions on Analogue Computer, F. C. Harbert (Lewis Newmark Ltd.); *Electronic Eng.*, vol. 3, pp. 354-355; June, 1960.

A one-amplifier circuit for performing the operation of double integration in an analog computer and a method for synthesizing polynomial transfer functions on an analog computer are described. The method in general requires fewer amplifiers than the simulation method, which converts the transfer function to its differential equation form and sets up the computer to solve this differential equation. Simulating circuits for free transfer functions are presented.

E-1: MATHEMATICS—LOGIC, THEORETICAL MATHEMATICS

1110 The Shortest Path Through a Maze, E. F. Moore (Bell Telephone Labs.); *Annals of the Computation Laboratory*, Harvard University Press, Cambridge, Mass., vol. 30, pp. 285-292; 1959.

Several algorithms for finding the shortest path through a maze are presented. The basic algorithm consists of dividing the maze into convenient blocks, writing 0 to correspond to the beginning of the maze, 1 for each block one step from the beginning and so on, until the end is reached. Retracing back from the end, each step of the retrace being obtained by going to an adjacent block whose label is diminished by unity, will yield the shortest path through the maze. The algorithm may be modified by assigning the labeling numbers values modulo $n \geq 3$, or by assigning costs to each step. Various applications in communications and transport problems are suggested.

1112 Sets-Logics-Machines, G. Kurepa (Inst. Math. Zagreb, Yugoslavia); *Annals of the Computation Laboratory*, Harvard University Press, Cambridge, Mass., vol. 29, pp. 137-146; 1959.

The interconnections among sets, logics and machines are presented and the fundamental role played by the concept of relation in establishing such connections is demonstrated. A machine is defined as an input-output or ino-structure. A fundamental problem is that of deciding whether two ino-structures are functionally equivalent.

E-2: MATHEMATICS—LOGIC—SYMBOLIC LOGIC, BOOLEAN ALGEBRA, NUMBER SYSTEMS

1113 Logical and Other Kinds of Independence, L. Kjellberg (Telefonaktiebolaget L. M. Ericsson, Stockholm); *Annals of the Computation Laboratory*, Harvard University Press, Cambridge, Mass., vol. 29, pp. 117-124; 1959.

Necessary and sufficient conditions for the logical independence of a set of binary variables are proved. The results are extended to many-valued variables. Analogies among logical, stochastic and functional independence are presented, and several theoretical results are proved.

1114

Some Uses of Truth Tables, T. Singer (Datamatic Corp.); *Annals of the Computation Laboratory*, Harvard University Press, Cambridge, Mass., vol. 29, pp. 125-133; 1959.

Various chart manifestations of logical truth tables used by circuit designers are presented. A complete set of truth tables corresponding to the partition of the input variables into pairs of subsets is called a decomposition chart. The practical uses of such charts for determining symmetry and decomposability and for synthesizing functions are described.

1115

Synthesis of a Communication Net, R. T. Chien (IBM Corp.); *IBM J. Res. & Dev.*, vol. 4, pp. 311-320; July, 1960.

A systematic method for the realization of communication nets from their terminal capacity matrices is given. It is shown that this procedure results in a net whose total branch capacity is minimum for all nets satisfying the same terminal capacity matrix. It is also shown that when the terminal capacity matrix is indeterminate then, for a given total branch capacity, the total terminal capacity is highest when all terminal capacities are made equal.

1116

Some Aspects of Switching Algebra, R. A. Higonnet (Graphic Arts Res. Foundation, Inc.) and R. A. Gréca (Photon:Lumityke, France); *Annals of the Computation Laboratory*, Harvard University Press, Cambridge, Mass., vol. 30, pp. 281-284; 1959.

Suggestions for classifying sequential switching circuits in a manner analogous to combinatorial circuits are made. The number of distinct types of sequential circuits that may be constructed with n relays ($n \leq 4$) are determined. Criteria for eliminating improperly operating circuits are provided.

1117

Symmetric Polynomials in Boolean Algebra, S. Seshu (Syracuse University) and F. E. Hohn (University of Illinois); *Annals of the Computation Laboratory*, Harvard University Press, Cambridge, Mass., vol. 30, pp. 225-234; 1959.

The basic algebra of switching theory is reviewed and the theory of symmetric polynomials in Boolean algebra is developed. It is shown that the set $V_n(Y)$ of symmetric polynomials is a vector space of $(n+1)$ dimensions over the finite Boolean ring B of 2^n elements. The same net $V_n(Y)$ is also a vector space of $p(n+1)$ dimensions over the Boolean ring of two elements 0, 1, which is a subring of B .

1118

Matrix Methods in the Theory of Switching, W. L. Semon (Harvard University); *Annals of the Computation Laboratory*, Harvard University Press, Cambridge, Mass., vol. 30, pp. 13-50; 1959.

The basic results of the theory of switching are developed using a matrix representation. Matrix methods are shown to be particularly valuable in the case of bridge networks, for which the Boolean algebra approach is inadequate. A technique for de-

tecting redundant switches is presented, and a theoretical solution of the problem of finding a minimum circuit for an arbitrary function is indicated.

1119

Multiple-Output Relay Switching Circuits, P. Calingaert (Harvard University); *Annals of the Computation Laboratory*, Harvard University Press, Cambridge, Mass., vol. 30, pp. 59-73; 1959.

A method of reducing the problem of synthesizing switching functions of n variables to one function of $(n+r)$ variables is presented. Given the r functions defined by

$$F_j = \sum_{i=0}^{p-1} f_{ji} p_i(x),$$

the single function A defined as

$$A = \sum_{j=0}^r F_j \sum_{i=0}^{p-1} f_{ji} p_i(x)$$

is formed as the function of the n independent variables and the artificial variables F_j . Once a suitable circuit for A is found, purely formal manipulations provide a multiple-output circuit for the original functions. Questions of minimality and the restrictions placed on the circuit for A are discussed.

1120

The Decomposition of Switching Functions, R. L. Ashenurst (Harvard University); *Annals of the Computation Laboratory*, Harvard University Press, Cambridge, Mass., vol. 29, pp. 74-116; 1959.

A chart method for the recognition of the disjunctive decompositions of switching functions, together with its theoretical justification, is presented. Extensions to nondisjunctive and more complex types of disjunction are suggested and the algebraic structure of simple disjunctions is developed. Various applications of the decomposition charts, such as finding the prime implicants of a function, with or without "don't care" combinations, are indicated.

1121

Synthesis of Switching Functions By Linear Graph Theory, W. Mayeda (IBM Corp.); *IBM J. Res. & Dev.*, vol. 4, pp. 321-328; July, 1960.

Techniques of linear graph theory are applied to the study of switching networks. The relationships among paths and circuits in a graph which will give a simple method of analyzing switching networks are considered, and the necessary conditions for the realizability of switching networks consisting of the specified elements are given. The synthesis which is accomplished by the use of the decomposition of cut-set matrices is also discussed.

1122

Algebraic Topological Methods in Synthesis, J. P. Roth (IBM Corp.); *Annals of the Computation Laboratory*, Harvard University Press, Cambridge, Mass., vol. 29, pp. 57-73; 1959.

A topological approach to finding a minimum covering set of subcubes for a switching function is developed. A local extraction algorithm that does not require

the examination of all prime implicants considerably reduces the computational labor required, and thus provides a practical solution for considerably more variables than would otherwise be possible.

1123

A Theory of Asynchronous Circuits, D. E. Muller and W. S. Bartky (University of Illinois); *Annals of the Computation Laboratory*, Harvard University Press, Cambridge, Mass., vol. 29, pp. 204-243; 1959.

A complete theory of asynchronous circuits which takes account of possible "race" conditions, time independent circuits and ultimate behavior of circuits is developed. Asynchronous circuits are treated as finite state sequential machines, and many theoretical results linking input and output states are proved.

1124

Remarks on the Design of Sequential Circuits, M. Rubinoff (University of Pennsylvania); *Annals of the Computation Laboratory*, Harvard University Press, Cambridge, Mass., vol. 30, pp. 241-280; 1959.

The design of sequential machines and circuits is approached from the Turing machine viewpoint. The work of Mealy and Moore on merging the states of such a machine is reviewed. A generalized model for sequential machines is presented and a descriptive apparatus of command graphs, dispatcher tables and associated matrices is developed to assist in the design of sequential circuits.

1125

The Application of Graph Theory to the Synthesis of Contact Networks, R. Gould (Harvard University); *Annals of the Computation Laboratory*, Harvard University Press, Cambridge, Mass., vol. 29, pp. 244-292; 1959.

The basic theoretical results of graph theory are presented, and their applications to the theory of switching are described. The methods developed are particularly advantageous for the analysis and synthesis of bridge contact networks, for which Boolean algebra provides an inadequate model. The principle involved is one of mapping a given switching function onto a graph function and then constructing the corresponding graph.

1126

A Mathematical Theory for the Synthesis of Contact Networks With One Input and K Outputs, G. N. Povarov (Acad. of Sci. of the USSR); *Annals of the Computation Laboratory*, Harvard University Press, Cambridge, Mass., vol. 30, pp. 74-94; 1959.

A systematic method, known as the method of cascades, whereby the contacts associated with each variable are provided separately for the synthesis of multiple output contact networks is developed and upper bounds for the number of contacts required are derived. The synthesis of symmetric and quasi-symmetric functions is also discussed. Many important theoretical results and upper bounds are provided.

1127

2N-Terminal Contact Networks, F. E. Hohn (University of Illinois); *Annals of the Computation Laboratory*, Harvard University Press, Cambridge, Mass., pp. 51-58; 1959.

The factoring of the transmission matrix of a switching function into a product of transmission matrices is presented as an important tool for the design of multiterminal as well as two terminal contact networks. Where repetitive patterns occur in the transmission matrix, the method often leads to a series of networks of a limited number of types. This suggests the possibility of constructing extensive circuits by cascading circuits of simple standard types.

1128

A Survey of Research in the Theory of Relay Networks in the USSR, M. A. Gavrilov (Inst. of Automatics and Remote Control); *Annals of the Computation Laboratory*, Harvard University Press, Cambridge, Mass., vol. 29, pp. 26-53, 1959.

The state of the art in research into the theory of relay contact networks in the USSR is presented. Topics include the analysis of loop and cut sets, special purpose devices for the analysis of relay networks, and the synthesis of single and multiple output networks. The theoretical work of Povarov, Roginski, Lunts and the author is summarized and the direction of further research is outlined.

1129

Applications of Boolean Matrices to the Analysis of Flow Diagrams, R. T. Prosser (M.I.T. Lincoln Lab.); *Proc. EJCC*, pp. 133-138; December 1-3, 1959.

The analysis of the structure of computing machine flow diagrams in terms of Boolean matrices is discussed. A pair of Boolean matrices is associated with each diagram. The first of these, called the connectivity matrix, contains the topological structure of the diagram and the second, called the precedence matrix, contains its precedence relations. Elementary computations on these matrices are shown to yield detailed information concerning the internal logical consistency of the flow diagram. A third matrix, the dominance matrix, which is determined by the connectivity matrix and can be produced from it by a suitable scanning procedure is also considered. Possible applications to automatic debugging procedures are suggested.

1130

An Algebra for Periodically Time-Varying Linear Binary Sequence Transducers, D. A. Huffman (M.I.T.); *Annals of the Computation Laboratory*, Harvard University Press, Cambridge, Mass., vol. 29, pp. 189-203; 1959.

An algebra for time-varying linear binary sequence transducers is developed in terms of the unit delay operator D , and a periodically time-varying operator C . It is shown that a transfer ratio of input to output may be derived in terms of D and C . Means of synthesizing complicated networks from simpler ones, of providing inverse networks, and of minimizing the number of C -elements are discussed.

1131

The Determination of Carry Propagation Length for Binary Addition, G. W. Reiwiesner (Aberdeen Proving Ground); *IRE TRANS. ON ELECTRONIC COMPUTERS*, vol. EC-9, pp. 35-38; March, 1960.

It is well known that the expected maximum length of nonzero carry propagation in the addition of two uniformly distributed binary numbers of n -digits each of which less than $\log_2 n$. The propagation of both zero and nonzero carry is required in the employment of asynchronous self-timing addition. For the addition of two n -digit binary numbers which are uniformly distributed, a simple recursive algorithm is readily derived for the exact determination of the expected maximum length of zero or nonzero carry propagation.

1132

Conversion Between Floating Point Representations, C. Perry (Stanford Res. Inst. Commun. Assoc. for Comp. Mach., vol. 3, p. 352; June, 1960.

A process to obtain a compact code for converting floating point subroutines from one base to another is described. The conversion rests on a formula which is the product of a function of small arguments and a range (easily approximated by a low degree polynomial) and another easily computed function.

E-3: MATHEMATICS—LOGIC, NUMERICAL ANALYSIS

1133

A Short Method for Measuring Error in Least-Square Power Series, S. M. Robinson and G. W. Struble (University of Wisconsin); *Commun. Assoc. for Comp. Mach.*, vol. 3, p. 351; June, 1960.

A method of obtaining a measure of the total error in a least-squares curve fitting process is described. The method makes use of squares already computed and does not require every data point to be stored in memory or a second run through the machine, which are typical disadvantages of alternative methods.

1134

Divisionless Computation of Square Roots Through Continued Squaring, D. Sarafyan (University of Florida); *Commun. Assoc. for Comp. Mach.*, vol. 3, pp. 319-321; May, 1960.

A divisionless method for extracting square roots, based on the recurrence relation $x_{i+1} = (x_i^2/m) + (a/m)$, is described. Repeated use of the recurrence relation yields a series of approximations to \sqrt{n} , where $n = m^2 - 4a$. By choosing $m^2 \approx n$, rapid convergence is obtained. To avoid division a table of reciprocals of convenient values of m is stored. Convergence is assured if the starting value x_0 is chosen to lie within the interval $(-m/2, m/2)$. A satisfactory choice is $x_0 = a/m$.

1135

Householder's Method for the Solution of the Algebraic Eigenproblem, J. H. Wilkinson (Nat'l. Physical Lab.); *Comput. J.*, vol. 3, pp. 23-27; April, 1960.

A practical method for the solution of eigenvalue problem, based on a method Householder, is described. The Householder method reduces a symmetric matrix to diagonal form by means of a similarity transformation, the orthogonal matrix of which is obtained by the multiplication of a sequence of orthogonal matrices which are not plane rotations, in contrast to the methods of Householder and Givens. The method is claimed to be the most satisfactory of known methods for symmetric matrices and it has considerable advantages for nonsymmetric matrices. Details are illustrated by means of a simple example.

E-5: MATHEMATICS—LOGIC, INFORMATION THEORY

6 Codes for the Correction of "Clustered" Errors, S. H. Reiger (RAND Corp.); *IRE TRANS. ON INFORMATION THEORY*, vol. IT-6, pp. 16-21; March, 1960.

A method which permits the systematic construction of codes capable of error-free transmission, provided errors occur in "clusters" of limited duration, is described. The method is valid for error clusters of any prescribed duration. The codes are relatively easy to implement and decoding operations are straightforward. Specific examples are given and applications to teletype transmission are discussed.

7 Error Correcting Codes for Correcting Clusters of Errors, J. E. Meggitt (IBM Corp.); *IBM J. Res. & Dev.*, vol. 4, pp. 329-341; July, 1960.

It is observed that the codes of Abramson, Melas and others are essentially defined by the characteristic equation that a certain matrix satisfies. Consequently it is found that transformations of these codes are possible provided the characteristic equation is preserved. These transformations may then be exploited to produce codes that have a simple implementation. A general method is indicated by which any code may be implemented when the characteristic equation is known.

8 Note of P-Nary Adjacent-Error-Correcting Codes, B. Elspas (Stanford Res. Inst.); *IRE TRANS. ON INFORMATION THEORY*, vol. IT-6, pp. 13-15; March, 1960.

The generalization of Abramson's binary group codes for the correction for all single errors and all double errors in adjacent digits to the p -nary case, where a symbol alphabet consisting of the digits $0, 1, \dots, p-1$ is used for transmission, p being a prime number, is discussed. Examples of such p -nary codes are given, as well as necessary conditions for their existence. These codes bear the same relation to the p -nary Golay codes as Abramson's codes do to the familiar Ham-

ming codes. Some as yet unanswered questions are raised, and suggestions for further possible generalizations are given.

E-6: MATHEMATICS—LOGIC, LINEAR PROGRAMMING

1139

Simultaneous Equations and Linear Programming, K. T. Boyd (Unilever Ltd., London); *Computer J.*, vol. 3, pp. 45-46; April, 1960.

A modification of the well-known Simplex method for linear programming that produces, in one run, the solution of a set of simultaneous linear equations and the inverse of the matrix of coefficients is described. The non-negativity rule usual in linear programming places no restriction on the problems that can be considered. The method can also be used for the inversion of matrices not associated with simultaneous equations.

1140

The Logical Design of Electrical Networks Using Linear Programming Methods, U. G. W. Knight (Merseyside and North Wales Electricity Board); *Proc. IEE*, vol. 107, pt. A, pp. 306-313; June, 1960.

The results of an investigation into the mathematical design, as distinct from analysis, of electrical power-system networks are described. Starting with the geographical positions of the substations which it is required to interconnect, it is shown that a set of equations can be obtained which are solvable by linear-programming techniques to provide a minimum-cost network design. Any degree of security of supply conditions considered necessary can be incorporated into the design equations. Solution of the resulting linear programs requires the use of a digital computer; the necessary computer size and amount of computation increase rapidly with increase in the number of substations to be incorporated. With this in mind, suggestions for increasing the size of problem solvable on a given computer are made. Three designs have been completed using the method proposed. These and the results of network-analyser studies on two of them are summarized. The equations for two other possible network-design criteria, i.e. minimum circuit length and minimum apparent-power by distance product, are also given and briefly commented upon.

1141

On the Job-Shop Scheduling Problem, A. S. Manne (Yale University); *Operations Res.*, vol. 8, pp. 219-223; March-April, 1960.

The application of discrete linear programming to the typical job-shop scheduling problem—one that involves both sequencing restrictions and also noninterference constraints for individual pieces of equipment—is proposed. Thus far, no attempt has been

made to establish the computational feasibility of the approach in the case of large-scale realistic problems. This formulation seems, however, to involve considerably fewer variables than two other recent proposals, and on these grounds may be worth some computer experimentation.

J: SUMMARIES AND REVIEWS

1142

The Future of Automatic Digital Computers, A. D. Booth; *Commun. Assoc. for Comp. Mach.*, vol. 3, pp. 339-341; June, 1960.

Most of the latest developments in computing design and programming, such as parallel processing, microsecond operations, time-sharing, and microprogramming are shown to have their origin in the earlier work of groups such as that at Princeton under the late J. von Neumann. Future advances are to be expected from improved semiconductor devices, magnetic films, cryotrons and improved input-output mechanisms.

1143

The Department of Computer Mathematics at Moscow State University, L. S. Berezin (Moscow State University); *Commun. Assoc. for Comp. Mach.*, vol. 3, pp. 342-344; June, 1960.

The organization and teaching curricula of the newly organized Department of Computer Mathematics at Moscow University are summarized. The curriculum is divided into basic courses, seminars, and laboratory exercises. A five-year diploma program is offered. A high-speed STRELA computer is available.

1144

Switching Research in Germany, A. Walther (Darmstadt, Germany); *Annals of the Computation Laboratory*, Harvard University Press, Cambridge, Mass., vol. 30, pp. 295-301; 1959.

The state of switching research in Germany through 1957 is reviewed. The work of three manufacturers and four universities is referred to. The main topics are matrix operations in switching theory and magnetic core logic.

1145

Switching Research in Spain, J. G. Santesmases (University of Madrid); *Annals of the Computation Laboratory*, Harvard University Press, Cambridge, Mass., vol. 30, pp. 99-114; 1959.

The development of switching research in Spain, from the early work of Torres-Quevedo in the 1890's to the present, is traced. Present work is mainly concerned with the development of ferroresonant flip-flops and switching elements. The basic configuration is one in which a core and a capacitor are placed either in series or in parallel.

Two-Year Cumulative Index
for
Abstracts of Current Computer Literature
1959-1960

ABSTRACT NOS.

1- 126
127- 260
261- 405
406- 542
543- 693
694- 844
845- 997
998-1145

ISSUE

MARCH, 1959
JUNE, 1959
SEPTEMBER, 1959
DECEMBER, 1959
MARCH, 1960
JUNE, 1960
SEPTEMBER, 1960
DECEMBER, 1960

Author Index

- Abbott, H. W. 849
 Abhyankar, S. 244, 368
 Abramowitz, M. 832
 Abramson, N. M. 834
 Abramson, P. 443
 Ackley, J. N. 1066
 Adams, G. E. 340
 Aegerter, M. J. 674
 Alaia, C. M. 170
 Alexander, W. M. 431
 Alger, J. R. M. 214
 Alique, M. 866
 Allen, C. D. 239
 Alonso, R. 986
 Alterman, F. J. 442
 Altman, G. W. 1102
 Alyshev, Iu. M. 754
 Amber, G. H. 47
 Amber, P. S. 47
 Amchin, H. K. 190
 Amemiya, H. 729
 Anderson, A. G. 11
 Anderson, J. R. 713
 Anderson, W. H. 828, 1083
 Anderson, W. P. 22
 Andrews, J. D. 1052
 Arbuckle, T. 352
 Archer, J. S. 74
 Arden, B. 453
 Armstrong, D. B. 1027
 Armstrong, D. P. 59
 Arntzen, W. 249
 Ashenhurst, R. L. 238, 479, 1120
 Ashley, A. H. 1100
 Aspinall, D. 871
 Astrahan, M. M. 3, 741, 995
 Atkinson, M. P. 423
 Aufenkamp, D. D. 241, 670
 Auger, E. P. 553
 Ault, D. F. 289
 Avery, R. W. 750
 Axford, S. J. 616

 Bacon, G. C. 1043
 Bagley, P. R., 472, 607
 Bailey, A. D. 46
 Bailey, K. V. 282
 Bailin, L. L. 392
 Baird, N. 798
 Bakanowski, A. E. 696
 Baker, R. H. 279
 Baldwin, C. J., Jr. 322
 Baldwin, J. A., Jr. 294
 Ball, R. B. 828
 Barber, D. L. A. 423
 Barnard, G. A., III 642
 Barnes, R. C. M. 304
 Barnett, M. P. 763
 Barrett, J. A. 1101
 Barritt, M. M. 628
 Barron, D. W. 1103
 Barry, P. H. 899
 Bartky, W. S. 1123
 Bauer, F. L. 752, 923
 Baumann, T. 934
 Baumeister, P. 203
 Baxendale, P. B. 79
 Baxter, D. C. 209
 Bay, Z. 703
 Bazilevskii, I. I. 596
 Beach, L. A. 632
 Beam, W. R. 562
 Beasley, J. K. 784
 Beatson, T. J. 95
 Beck, F. 72
 Becker, W. M. 550
 Behrndt, M. E. 856
 Bekey, G. A. 17, 482
 Bell, C. G. 609
 Bell, D. A. 649
 Bell, W. D. 928
 Bellman, R. 194, 195, 527, 681, 838
 Bellville, J. W. 737
 Belsky, M. A. 352
 Belzer, J. 189
 Bemmer, R. W. 646
 Bennett, C. A. 446
 Bennion, D. R. 1028
 Bentzel, R. J. 190
 Berezin, L. S. 1143
 Berkeley, E. 247
 Berman, E. 1037
 Berman, M. F. 110
 Bernard, E. E. 627
 Bernstein, A. 352
 Berry, F. J. 612
 Bertram, J. E. 172
 Berwin, T. W. 1056
 Bickford, R. G. 634
 Bigelow, S. C. 175, 906
 Billings, A. R. 1041
 Billmeyer, F. W., Jr. 784, 917
 Bills, G. W. 341
 Bingham, R. S., Jr. 470
 Birkel, G., Jr. 847
 Bittman, E. E. 420
 Bitzer, D. L. 46
 Blaauw, G. A. 406, 440
 Blachman, N. M. 688, 721
 Blackford, S. H. 750
 Blair, C. R. 427, 473, 947
 Blake, C. W. 191
 Blattner, D. J. 415, 559
 Blessing, R. R. 1021
 Block, E. 416
 Block, R. M. 658
 Bloom, B. H. 481
 Blum, M. 367
 Blumberg, R. H. 856
 Blumenthal, S. 49
 Bobeck, A. H. 284, 863
 Boehm, E. M. 326
 Bogoslovskii, G. V. 903
 Bolze, C. C. 796
 Bonn, T. H. 1017
 Booth, A. D. 883, 1142
 Boothroyd, A. R. 868
 Boron, P. E. 436
 Bose, R. C. 530, 993
 Boyd, E. L. 853, 854
 Boyd, K. T. 1139
 Bradshaw, E. 902
 Brandon, D. B. 1094
 Brandwood, L. 524
 Bratman, H. 329
 Brauer, A. 101
 Braun, E. L. 437
 Bray, D. 1047
 Bray, T. E. 418
 Bremer, J. W. 701, 1035
 Bremer, R. W. 333
 Brennemann, A. E. 855, 862
 Brenner, C. W. 363
 Brick, J. 618
 Bridges, D. B. J. 337
 Brigham, R. C. 609
 Brik, V. A. 87
 Brittenham, W. R. 606
 Brooker, R. A. 65, 765
 Brooks, F. P., Jr. 440, 493, 952
 Broom, R. F. 858
 Brotman, L. 1092
 Brouwer, G., Jr. 901
 Brown, I. F. 587
 Brown, H. R. 171
 Brownlow, J. M. 1020
 Brunner, R. K. 464
 Bryen, J. F. A. 781
 Buchholz, W. 440, 746
 Burks, A. W. 1069
 Burns, M. C. 905
 Burt, G. C., 76
 Bush, L. 486
 Butler, W. H. 748
 Butler, K. J., Jr. 937

 Cagle, W. B. 1006
 Cahill, W. F. 832
 Cain, A. L. 1018, 1054
 Cairns, F. V. 891
 Calabi, L. 533
 Caldwell, G. C. 383
 Caldwell, S. H. 1014
 Calingaert, P. 1119
 Call, D. H. 251
 Campbell, D. J. 1086
 Campbell, S. G. 131
 Campeau, J. O. 666
 Carey, W. M. 551
 Carlberg, E. F. 218
 Carleton, J. T. 322, 766
 Carlsson, S. G. 192
 Carpenter, R. A. 796
 Carr, J. W., III 323, 511
 Carroll, W. N. 27
 Cederbaum, I. 850
 Certaine, J. 91
 Chackan, N. 766
 Chadwick, D. G. 360
 Chang, H. 857, 1029
 Chang, S. H. 989
 Chang, Y. N. 938
 Chao, S. C. 281
 Chao, S. K. 569, 1061
 Chapin, L. H. 1108
 Chasmar, R. P. 147, 1040
 Chen, M. C. 142
 Chen, W. H. 1006
 Chien, R. T. 1115
 Chomsky, N. 522
 Chow, T. S. 826
 Chow, W. M. 521
 Chu, K. 409
 Chynoweth, W. R. 421
 Circuit, M. P. 724
 Clark, R. W. 550
 Clarke, B. 184
 Cleave, J. P. 81, 610
 Cleissner, G. H. 424
 Clenshaw, C. W. 820
 Cloot, P. L. 140, 735
 Clubb, J. S. 191
 Clymer, A. B. 654
 Clynes, M. 812
 Cockayne, A. H. 1095
 Codd, E. F. 761, 1071
 Codier, E. O. 593
 Cohen, E. 147, 1040
 Cohler, E. U. 1100
 Coleman, D. 339
 Collins, R. L. 739
 Collorm, P. W., Jr. 321
 Connett, J. 1007
 Constantine, G., Jr. 35
 Conway, A. C. 1047, 10
 Conway, M. E. 64
 Conway, R. W. 777
 Cook, R. L. 794
 Cooke, F. 902
 Cooke, P. 1007
 Cooper, J. N. 1036
 Cooper, W. S. 476
 Cooper, R. A. 27
 Corbato, F. J. 518
 Cos, J. R. 362
 Couleux, J. F. 158
 Coveyou, R. R. 814
 Cox, F. B. 428
 Craft, C. J. 536
 Crane, H. D. 136, 704
 Cress, H. A. 463
 Crittenden, E. C., 1036
 Crowley, T. H. 135, 10
 Crozier, J. B. 647
 Crumb, C. B., Jr. 1080
 Cundall, C. M. 1015
 Curl, F. G. 226
 Curtis, H. A. 375, 662
 Curtis, P. C., Jr. 519
 Cuthill, E. H. 388
 Cutrona, L. J. 1060
 Cuttle, G. 613
 Cyck, D. M. 233

 Daggett, D. H. 582
 Danylchuk, I. 887
 Darlington, S. 118
 David, E. E., Jr. 82, 2, 945
 Davies, D. R. 348
 Davis, J. E. 337
 Dean, M. A. 1107
 deCampo, L. A. 1102
 Deeley, E. M. 285
 de Grolier, E. 125
 deKerf, J. L. F. 204, 40
 DeLana, R. B., Jr. 855
 Denes, P. 353
 Denison, A. B., Jr. 792
 Dennis, B. K. 80
 Dennis, J. B. 786
 dePaula, F. C. 402, 107
 deTroye, N. C. 293
 deTroye, N. C. 503
 Deverall, G. V. 287
 Dickinson, W. E. 1096
 DiDonato, A. R. 679
 Dietrich, W. 859
 DiGri, V. J. 328
 Dixon, W. 1108
 Doganovskii, S. A. 809
 Domenico, R. J. 629
 Donegan, A. J. 466
 Douce, J. L. 884

- Douglas, A. S. 69, 70, 187, 356, 843
 Douglas, J., Jr. 253
 Doyle, R. H. 228
 Ewane, J. T. 214
 Ewkes, J. M. C. 1016
 Fanningham, B. 242, 447, 1008
 Fanningnet, W. J. 25, 553
 Fantsch, H. U. 210
 Fatta Majumdar, D. 722
 Forarak, A. 619
 Fosen, M. 660, 738
 Fomonds, A. R. 804
 Fomundson, H. P. 222
 Fowards, A. G. 489
 Fowards, C. M. 706
 Fowards, H. H. 1035
 Fout, R. 918
 Fowers, H. L. 168
 Foulch, L. W. 390
 Foulchbaum, B. R. 272
 Foulchbaum, R. 1030
 Foudson, J. 964
 Foudred, R. D. 227
 Foudridge, D. F. 161, 278
 Foutgot, C. C. 745
 Foutias, P. 117
 Foutiasberg, V. M. 957
 Foutkind, J. I. 312
 Foutldin, A. 192
 Foutlerbruch, D. A. 275
 Foutlis, D. H. 913
 Foutspas, B. 500, 1138
 Foutangel, H. L. 263
 Foutstein, G. 667
 Foutcoli, P. 283
 Foutrickson, K. E. 493
 Foutlbach, E. 852
 Foutpenbeck, J. J. 347
 Foutshov, A. P. 62
 Foutsch, R. E. 982
 Foutbanks, R. A. 892
 Foutarber, M. 466
 Foutaulis, D. R. 875
 Foutain, L. 642, 682
 Foutainer, A. 698
 Foutl'dbaum, A. A. 809
 Foutelton, G. E. 184
 Fouterguson, D. E. 762
 Fouterguson, R. W. 215
 Fouterraro, A. J. 462
 Foutckett, W. 208
 Foutke, C. T. 513, 574
 Foutlippov, V. I. 848
 Foutndler, N. V. 1069
 Foutndley, L. D. 796
 Foutnscher, R. F. 284
 Foutshback, J. W. 516
 Foutsher, M. E. 88
 Foutsner, L. N. 754
 Foutinn, E. A. 983
 Foutores, I. 224, 1097
 Foutorida, C. D. 12
 Foutugge-Lotz, I. 209
 Foutuhr, F. R. 888
 Foutynn, T. C. 38
 Foutontaine, A. B. 529
 Foutord, D. J. 870
 Foutord, P. W. 625, 1085
 Foutorgie, C. D. 802
 Foutorgie, J. W. 802
 Foutorrer, M. P. 544
 Foutorster, J. H. 133, 696
 Fostdick, L. D. 785
 Foss, E. 878
 Fotheringham, J. A. 61
 Franciotti, R. G. 611
 Franck, A. 1031
 Frank, R. M. 943
 Frank, W. L. 519
 Frankel, S. P. 130, 545
 Franklin, D. P. 715
 Freedman, A. L. 417
 Freedman, J. F. 854
 Frei, A. H. 491
 Freilich, A. H. 911
 Freiman, C. V. 531, 532
 Friedberg, R. M. 447
 Friedland, B. 499
 Friedman, C. 77
 Friemer, N. 394
 Friend, E. H. 650
 Fritze, C. W. 589
 Fuchs, A. 850
 Fujisawa, T. 638
 Fukuda, Y. 195, 196
 Fulda, S. 620
 Gabrielle, A. F. 630
 Gair, F. C. 266
 Galer, G. S. 780
 Gallaher, L. E. 288
 Galler, B. A. 831
 Gardner, L. B. 1053
 Garner, H. L. 6, 364, 508
 Garwin, R. L. 852
 Gaumann, T. 934
 Gauss, E. J. 586
 Gavrillov, M. A. 1128
 Gearing, H. W. 188, 258, 401, 840
 Geffe, P. R. 216
 Gehmlich, D. K. 655
 Gelernter, H. L. 60, 369
 George, O. M. 938
 Gephart, L. S. 237
 Gerberich, C. L. 924
 Gerguson, D. E. 762
 Gerharz, R. 23
 Gerlenter, H. 924
 Gerngross, J. E. 340
 Geyger, W. A. 146
 Ghandhi, S. K. 413
 Ghazala, M. J. 819
 Gianola, U. F. 135, 865, 1027
 Gianoplus, A. S. 437
 Gibby, R. A. 1088
 Giblin, J. 107
 Giedd, G. R. 856
 Giguere, W. J. 869
 Gilbert, C. P. 867
 Gilbert, E. G. 483, 959
 Gilbert, E. N. 528, 991
 Gilbert, E. O. 584
 Gill, A. 954, 1073
 Gill, S. 645, 759
 Gillis, J. 207
 Gilman, R. E. 379
 Gilmartin, M. J. 734, 742
 Gilmour, A. 633
 Gimpelson, L. A. 909
 Ginsburg, S. 371, 372, 672, 920
 Ginzburg, S. A. 87
 Githens, J. A. 734, 742
 Glover, A. C. 725
 Glucharoff, T. 867
 Godel, N. A. 22
 Goetz, W. E. 205
 Golay, M. J. E. 710
 Gold, B. 305, 394
 Gold, R. D. 563
 Goldsmith, J. A. 842
 Goldstick, G. H. 456
 Goldstine, H. H. 381
 Golomb, S. W. 504
 Good, I. J. 126, 315
 Gorn, S. 603, 647
 Goto, E. 560, 1004
 Gould, R. 97, 1125
 Gower, J. C. 111
 Graham, M. 873
 Graham, R. 453
 Graham, R. E. 163
 Grant, W. S. 298
 Gray, H. J., Jr. 29, 510, 546, 600, 829
 Greanias, E. C. 944
 Green, B. F., Jr. 648
 Green, B. K. 1037
 Green, H. D. 792
 Green, J. 320, 611
 Green, J. H., Jr. 21
 Greenspan, D. 85
 Greenstadt, J. 657
 Greenstein, J. 1058
 Greenwald, I. D. 330, 760
 Greenwood, T. S. 37
 Gregory, J. G. 881
 Gregory, L. A. 961
 Gregory, R. H. 258, 772
 Grems, M. 1101
 Grey, L. 1097
 Grimsdale, R. L. 351
 Grinich, V. H. 407
 Grisamore, N. T. 668, 703
 Grobin, A. W., Jr. 702
 Gross, F. J. 936
 Gross, W. A. 464
 Grosswald, E. 733
 Grover, D. J. 1016
 Gschwind, H. W. 444
 Guiliano, V. E. 643
 Gumin, H. W. 595
 Günthard, H. H. 934
 Gurley, B. M. 727
 Gurzi, F. 872
 Gutwin, O. A. 1020
 Gyorgy, E. M. 1019
 Haas, I. 407
 Haefeli, H. G. 533
 Haga, E. J. 398
 Hagelbarger, D. W. 534
 Hagopian, R. H. 751
 Hall, M. S. 550
 Hallden, F. C. 736
 Halsbury, Earl of 259
 Ham, J. M. 128
 Hamblen, J. W. 637
 Hamilton, D. J. 30
 Hamilton, W. R. 236
 Hammerton, J. C. 44, 50
 Hamming, R. W. 202
 Hansen, J. R. 924
 Hansen, R. C. 392
 Harary, F. 502
 Harbert, F. C. 956, 1110
 Harding, W. B. 695
 Harker, J. M. 464
 Harpell, G. 583
 Harris, J. R. 556
 Harrison, J. M. 344
 Harrison, R. G. 555
 Hartel, R. R. 422
 Hartmanis, J. 501
 Harvey, R. A. 810
 Haughton, K. E. 464
 Haugk, G. 286
 Hawkes, A. K. 165
 Hayes, J. E., Jr. 738
 Hays, D. G. 222, 949
 Heidrich, A. 488
 Heijn, H. J. 293
 Heiser, D. H. 59
 Helt, F. R., Jr. 611
 Hely, J. P. IV, 43
 Hemy, D. C. 349
 Hendrikson, A. C. 953
 Heritage, R. J. 1032
 Herlt, G., Jr. 1106
 Herman, R. 1011
 Herold, H. L. 751
 Herriott, D. R. 286, 287
 Hershey, A. V. 679
 Herzfeld, V. E. 589
 Herzog, A. W. 487
 Heuer, A. 1048
 Hickman, T. C. 776
 Hicks, J. S. 366
 Higgins, S. F. 445
 Higgonnet, R. A. 1116
 Hildebrandt, P. 354
 Hilibrand, J. 562, 563
 Hill, L. O. 157
 Hiller, L. A., Jr. 988
 Hilsum, C. 148
 Hirsch, C. J. 736
 Hoagland, A. S. 1043
 Hochfeld, E. 358
 Hoffman, G. R. 717
 Hoffman, W. 639
 Hofheimer, R. W. 429
 Hogan, J. E. 1081
 Hohenstein, J. F. 630
 Hohn, F. E. 670, 1117, 1127
 Hollander, G. L. 177
 Hollingdale, S. H. 628
 Hollingsworth, J. 683
 Hollitch, R. S. 165
 Holmes, D. P. 1040
 Holt, A. W. 615
 Homick, S. D. 608
 Hong, K. 150
 Honnell, P. M. 229
 Hooper, D. W. 401
 Hoover, C. W., Jr. 36, 286
 Hopkins, A. L. 793
 Hoppel, C. J. 944
 Horn, I. 144
 Horn, R. E. 229
 Hornsby, J. S. 769
 Horst, P. 468
 Horton, J. W. 11
 Horwitz, L. P. 381
 Householder, A. S. 105, 109, 684
 Housman, B. 741
 Howard, R. A. 1044
 Howard, R. L. 818
 Howell, B. J. 588
 Howell, J. R. 389
 Howell, K. M. 240
 Huffman, D. A. 494, 664, 1130
 Humphrey, S. M. 841
 Humphries, J. T. 211
 Hunt, P. M. 590
 Hurewitz, T. M. 592
 Huskey, H. D. 220
 Hutter, E. C. 174
 Hyde, E. 1095

- Ianov, I. I. 90, 182
 Indiresan, P. V. 433
 Ingerman, P. Z. 647
 Ingerson, W. E. 747
 Irons, H. R. 145, 152
 Isaac, E. J. 651
 Isaacs, P. J. 558
 Isakson, G. 363
 Isbitz, H. 354
 Ishibashi, Y. 1004
 Ishida, H. 1004
 Itzkan, I. 1000
- Jacchia, L. 75
 Jackson, G. E. 735
 Jacobi, E. 576
 Jacobs, J. F. 741
 Jacobson, J. D. 208
 Jacobson, R. A. 788
 Jakubowski, E. H. 155, 1038
 James, A. P. 616
 James, E. R. 26
 James, P. 743
 James, R. T. 40
 Jeeves, T. A. 108
 Jenkinson, G. H. 41
 Joachin, G. S. 346
 Johnson, A. St. 718
 Johnson, B. M. 777
 Johnson, L. R. 331
 Johnson, W. 20
 Jones, C. M. 583
 Jones, E. D. 577
 Jones, R. S. 471
 Juncosa, M. L. 825
 Jury, E. I. 907
- Kahan, G. J. 855
 Kalaba, R. 527
 Kamat, D. S. 16
 Kane, B. 1048
 Kanner, H. 605, 979
 Kaposi, A. A. 552, 1039
 Karibskii, V. P. 896
 Karibskii, V. V. 895
 Karnaugh, M. 1051
 Katchen, B. 1037
 Katz, D. 887
 Kaufman, B. A. 566
 Kaufman, M. M. 34, 874
 Kautz, W. H. 661
 Kawahara, M. 456
 Kay, L. R. 1078
 Kease, W. J. 349
 Kellmann, H. P. 548
 Kelley, C. M. 1024
 Kelly, J. L., Jr. 163
 Kendrick, J. C. 623
 Kennedy, J. M. 616
 Keonjian, E. 547, 900
 Kerfoot, B. P. 697
 Ketchledge, R. W. 36, 164
 Ketchum, F. 160
 Khrenov, B. A. 903
 Kilburn, T. 351, 717
 Kilmer, W. L. 659
 Kim, W. H. 531, 532
 King, E. N. 436
 King, J. E. 328
 Kintner, P. M. 154, 507
 Kircher, P. 57
 Kirk, G. J., Jr. 190
 Kirkpatrick, E. T. 932
 Kiseda, J. R. 870, 1025
 Kjellberg, G. 1113
- Klem, L. 648
 Kliman, M. 414
 Klooomok, M. 944
 Kneubühl, F. 934
 Knight, L. 724
 Knight, U. G. W. 1140
 Knuth, D. E. 770
 Kochen, M. 373, 425
 Koerner, H. 731
 Kogbetliantz, E. G. 106, 382, 984
 Koller, H. R. 799
 Korkowski, V. J. 14, 270
 Korn, G. A. 731
 Kornfield, N. R. 34
 Korolev, L. N. 89
 Korthals, J. P. 359
 Kosonocky, W. F. 564
 Kozak, W. S. 153
 Krause, C. A. 28
 Krendel, E. S. 636
 Kroll, N. M. 567
 Krueger, D. 1106
 Kudlich, R. A. 1009
 Kurepa, G. 1112
 Kuss, G. 606
- Laasonen, P. 102
 Ladd, D. W. 311
 Lambert, J. 488
 Lambert, L. M. 880
 Lance, G. N. 200
 Landauer, J. P. 960
 Larson, E. H. 355
 Lavine, L. R. 206
 Lazarus, R. B. 943
 Leagus, D. G. 343
 Lebedev, S. A. 598
 Ledley, R. S. 505, 797, 1079
 Lee, C. Y. 343, 475
 Lee, R. C. 428
 Lehist, I. 116
 Lehman, M. 8
 Lehmann, J. 174
 Leibowitz, R. C. 32
 Leiner, A. L. 439, 591
 Leith, E. N. 1060
 Lemack, A. G. 25
 Lentz, J. J. 922
 Leondes, C. T. 908
 Lepson, B. 930
 Lesh, F. H. 226, 676
 Levinthal, J. 751
 Levy, E. C. 520
 Lewis, H. F. 886
 Lewis, P. L. 1013
 Lewis, W. D. 999
 Li, S. T. 260, 687
 Liapuno, A. A. 997
 Licklider, J. C. R. 845
 Lieblein, J. 621
 Liebman, P. M. 307
 Liedtke, R. A. 461
 Lilamand, M. L. 708
 Lin, G. 792
 Lindaman, R. 973
 Livesey, P. B. 716
 Livesley, R. K. 1091
 Lloret, J. L. 866
 Lloyd, D. J. 1041
 Lo, A. W. 564
 Loberman, H. 640
 Loebner, E. E. 699
 Lofgren, L. 817
 Lokay, H. E. 190
 Long, R. W. 215, 617
- Long, T. R. 1034
 Longman, I. M. 980
 Looney, D. H. 267
 Loopstra, B. J. 301
 Loughhead, W. A. E. 1039
 Lovell, C. A. 573, 698
 Lowe, R. R. 28
 Lowenschuss, O. 414
 Lowry, E. S. 761
 Lowry, T. N. 698
 Lucal, H. M. 965
 Luebbert, W. F. 321
 Luhn, H. P. 48, 940
 Lund, G. E. 875
 Lunneborg, C. E. 201
 Lusted, L. B. 797, 1079
 Lyden, J. A., Jr. 361
 Lynch, E. E. 232
- MacArthur, R. C. 159
 MacDonald, J. E. 837
 Macdonald, N. 257
 Machmudov, U. A. 597
 MacIntyre, W. M. 624
 Mackinney, J. G. 953
 Maclean, M. A. 871
 MacNichol, E. F., Jr. 740
 Macon, N. 822
 Maddox, J. L. 749
 Madich, P. 484
 Maehly, H. J. 981
 Magnusson, E. F. 214
 Majumder, D. D. 151
 Mallinson, C. W. 782
 Mamison, J. H. 869
 Mann, A. O. 405
 Manne, A. S. 1141
 Marchant, H. 19
 Marcus, M. P. 280
 Marcus, R. S. 395
 Marcus, S. M. 408
 Marden, E. 635
 Marden, E. C. 799
 Marete, G. F. 1031
 Marimont, R. B. 377
 Markov, A. A. 100
 Marshall, D. P. 355
 Martens, H. H. 757
 Martin, D. W. 103
 Martin, T. W. 766
 Masher, D. P. 9, 1005
 Mason, H. L. 635
 Mason, J. P. 930
 Mathews, M. V. 225
 Mathis, V. P. 849
 Matsuoka, Y. 1004
 Matthews, G. A. 1039
 Matthews, G. H. 948
 Mauchly, J. W. 345
 Maxwell, W. L. 777
 May, M. 1044
 Mayeda, W. 1121
 Mayer, R. P. 741
 Maynard, F. B. 13
 McCarthy, J. 939
 McCluskey, E. J., Jr. 243, 971, 972, 976
 McDonald, H. S. 225
 McDonnell, J. A. 750
 McDonough, E. 761
 McGalliard, D. H. 335
 McGee, W. C. 181
 McHugh, P. G. 989
 McIntyre, H. N. 191, 342
 McIsaac, P. R. 1000
 McKay, R. W. 292, 1023
- McLeod, J. 306
 McMahon, H. 276
 McMahon, R. E. 27, 295, 719, 1022
 McNair, A. J. 790
 McNamara, F. L. 295
 McNaughton, R. 1068
 McWhorter, A. L. 411
 Mealy, G. H. 343
 Meggitt, J. E. 1137
 Meier, D. A. 134, 273, 500
 Meiron, J. 459, 933
 Meissner, L. P. 593
 Melas, C. M. 836
 Melmed, A. 876
 Meltzer, B. 587
 Melvin, D. K. 978
 Mercer, R. J. 2
 Methfessel, S. 651
 Metropolis, N. 238, 479
 Metze, G. 496
 Meyer, H. A. 237
 Meyer, R. A. 228
 Michael, W. A. 464
 Michaud, R. E. 1055
 Middelhoeck, S. 851
 Middleton, D. 242
 Miehle, W. 579
 Mielke, J. J. 886
 Milledge, D. 779
 Miller, E. R. 324
 Miller, F. M. 774
 Miller, G. A. 115
 Miller, G. L. 873
 Miller, G. P. 1044
 Miller, J. L. 324
 Miller, R. E. 96
 Mills, M. J. 779
 Milne, W. E. 249, 384, 826
 Milnes, A. G. 857
 Milnes, H. W. 387, 826
 Mine, H. 434
 Minnick, R. C. 678, 1047
 Minor, W. H. 478
 Mitchell, G. 904
 Mitchell, J. 18
 Miura, T. 169
 Miyata, J. J. 422
 Mjura, T. 729
 Mock, O. 63, 325
 Mole, P. D. 627
 Moody, N. F. 555
 Moore, A. C. 419
 Moore, D. R. 630
 Moore, D. W. 568
 Moore, E. F. 528, 1111
 Moore, J. W. 756
 Moorhead, N. G. 198
 Morgan, W. L. 537
 Morleigh, S. 139, 299
 Moroney, R. M. 213
 Morreale, F. S. 912
 Morrison, D. 391
 Moshman, J. 93, 806
 Moto-oka, T. 1004
 Mowery, V. O. 132
 Muehldorf, E. I. 975
 Muir, A. 71
 Muller, D. E. 1123
 Muller, E. 219
 Muller, M. E. 365, 457
 Mulligan, J. H., Jr. 297
 Mullikin, T. W. 825
 Munson, J. K. 485
 Murata, K. 1004
 Muroga, S. 599
 Murphy, C. H. 234

- urphy, R. W. 966
 urray, A. E. 919
 usk, F. I. 614

 adler, M. 669
 agaraja, N. S. 86
 agata, M. 169
 akagawa, K. 1004
 akazawa, K. 1004
 agler, H. 652
 ambiar, K. P. P. 868
 arasimhan, R. 921
 ather, V. 212, 935
 aur, P. 1072
 eal, W. R. 1104
 ease, R. F. 786
 elson, A. M. 570
 esenbergs, M. 132
 etherwood, D. B. 121,
 506, 671, 685
 eumann, P. G. 793
 ewcombe, H. B. 616
 ewell, A. 83, 449
 ewhall, E. E. 1027
 ewhouse, V. L. 34, 701,
 711, 1035
 ewman, E. B. 115
 ikolaeva, T. M. 525
 ishino, H. H. 600
 oble, F. W. 738
 olan, J. J. 795
 oll, J. C. 869
 oorda, R. J. 1082
 orris, A. 233
 orth, J. H. 242, 447,
 1008
 orton, R. V. 127
 otham, M. H. 441
 otz, W. A. 439, 591
 umakura, T. 729
 unn, M. 626

 akland, L. J. 290
 den, P. H. 170
 ettinger, A. G. 162, 951
 lsen, K. H. 879
 lson, E. R. 138
 lsson, J. K. A. 1046
 lsztyn, J. 63
 'Meara, T. R. 709
 nyshkevych, L. S. 564
 pler, A. 798
 rd, G. 1013
 rd-Smith, R. A. J. 929
 rlando, P. 486
 rtel, W. C. G. 557
 sborne, J. S. 944
 sterle, W. H. 236
 sterlund, A. G. 464
 tterman, J. 84, 791, 931
 verend, J. 1084
 vern, W. M. 14, 270
 wen, P. L. 890

 adwick, G. C. 1018
 age, E. S. 755
 ainter, J. A. 942
 alermo, C. J. 1060
 alevsky, M. 897
 alocz, I. 567
 apain, W. N. 572
 apworth, D. G. 1093
 arker-Rhodes, A. F. 523
 arsegyan, B. I. 1031
 artridge, R. S. 878
 aschkis, V. 173

 Pate, H. R. 873
 Patrick, R. L. 1070
 Paull, M. C. 663
 Paulsen, R. C. 416
 Pavley, R. 639
 Pawlak, Z. 378
 Pearson, G. L. 274
 Peckham, C. G. 467
 Pedowitz, R. P. 228
 Perlis, A. J. 541
 Perlmutter, A. 426
 Perry, C. 1132
 Perry, K. E. 429, 580
 Peterson, W. W. 376, 529,
 807, 955
 Petrich, J. 484
 Pfeffer, H. 799
 Pfeiffer, P. E. 432
 Phillips, J. G. 787
 Pilnick, C. 1062
 Pipberger, H. V. 635
 Plano, P. 749
 Plattner, D. J. 559
 Platzek, R. C. 886
 Platzer, H. L. 217, 636
 Podgor, S. 632
 Pohm, A. V. 860, 1033
 Pollack, M. 195, 197, 1087
 Porcello, L. J. 1060
 Porezanovich, N. 484
 Porter, A. 317
 Porter, J. 712
 Potter, R. L. 1089
 Potts, R. B. 387
 Povarov, G. N. 1126
 Powell, R. V. 490
 Powers, J. E. 386
 Prange, E. 990
 Prangle, E. 393
 Pratt, R. D. 331
 Prawitz, D. 974
 Prawitz, H. 974
 Priebe, H. F., Jr. 877
 Pritsker, A. A. B. 310
 Proebster, W. E. 859
 Prosser, R. T. 1129
 Pruden, F. W. 1090
 Prywes, N. S. 149, 711
 Pugh, E. W. 854
 Pulvari, C. F. 412, 714
 Purvis, M. B. 287

 Quartly, C. J. 720

 Rabin, M. O. 316, 378
 Radchenko, A. N. 848
 Raffel, J. I. 291
 Ragonese, F. 224
 Rajchman, J. A. 268, 704,
 1001, 1026
 Ralston, A. 515
 Rao, P. V. S. 578
 Rapaport, H. 443
 Rapela, C. E. 792
 Rasmussen, N. L. 237
 Rasmussen, R. A. 914
 Raspanti, M. 753
 Rawdin, E. 265
 Ray-Chaudhuri, D. K.
 993
 Raymond, G. A. 601
 Read, A. A. 860, 1033
 Ream, N. 730
 Redfern, P. 778
 Rediker, R. H. 411
 Redshaw, S. C. 958
 Reed, F. 839

 Reed, I. S. 261
 Reeves, R. F. 251
 Reid, L. W. 601
 Reifler, E. 114
 Reiger, S. H. 1136
 Reitwiesner, G. W. 538,
 1105, 1131
 Rennert, J. 548
 Renwick, W. 894
 Reps, D. N. 190
 Reynolds, N. 249
 Reynolds, R. R. 384, 827
 Rhoderick, E. H. 410, 700
 Rich, A. 348
 Rich, R. P. 78
 Richards, P. B. 73
 Richards, R. K. 262, 686
 Richens, R. H. 112
 Ridinger, P. G. 698
 Riesz, R. P. 274
 Rindt, L. J. 215, 617
 Ritchie, C. C. 430
 Robbins, H. M. 813
 Roberts, A. E., Jr. 953
 Roberts, M. deV. 61, 352
 Robertson, J. E. 4, 541
 Robinson, C. 185
 Robinson, S. M. 1133
 Rochester, N. 60
 Rogers, J. L. 294
 Rogovin, S. 948
 Romanelli, M. J. 454
 Rork, D. W. 566
 Rose, J. 764
 Rose-Innes, A. C. 726
 Rosenberger, G. B. 277
 Rosenblatt, F. 946
 Rosenfeld, J. L. 31
 Rosenheim, D. E. 435
 Rosser, G. H., Jr. 131
 Rosser, J. B. 129
 Rossing, T. D. 14
 Rossmann, M. G. 788
 Rotenberg, A. 805
 Roth, J. P. 248, 665, 1122
 Rothstein, J. 509
 Rotolo, L. S. 668
 Rouche, N. 245
 Rowland-Jones, A. 1078
 Rowley, G. C. 1012
 Rozenberg, D. P. 831
 Rozentsveig, V. Y. 950
 Rubin, A. I. 489, 960
 Rubino, M. 1124
 Rumble, W. G. 137
 Rupe, C. E. 1080
 Russell, J. K. 925
 Rutishauser, R. W. 392

 Sabbagh, N. 336
 Sachs, M. S. 342
 Saggerson, J. K. 1015
 Sallo, J. S. 864
 Salsburg, Z. W. 208
 Salton, G. 223, 927, 1099
 Samelson, K. 923
 Sampson, D. K. 589
 Samuel, A. L. 448
 Sanborn, T. G. 1075
 Sangren, W. 935
 San Soucie, R. L. 21
 Santesmases, J. G. 866,
 1145
 Sarachik, M. P. 852
 Sarafyan, D. 821, 1134
 Sauer, B. P. 176
 Saunders, R. M. 786

 Sauter, W. 558
 Savitt, D. 296
 Scalzi, C. A. 761
 Schaffer, R. R. 882
 Schatzoff, M. 695
 Schauer, R. F. 860, 1033
 Schecher, H. 474
 Scherer, J. R. 1084
 Schleicher, L. 1037
 Schmerling, E. R. 458
 Schmid, H. 156, 585
 Schmidlin, F. W. 1036
 Schmidt, J. A. M. 230
 Schmittroth, L. A. 985
 Schoene, L. P., Jr. 1065
 Schubert, E. J. 374, 968,
 969, 970
 Schultz, D. L. 962
 Schutzenberger, M. P. 395
 Schwartz, B. L. 463
 Schwartz, J. J. 1036
 Schwetman, H. D. 431
 Scott, A. C. 553
 Scott, C. R. 748
 Scott, D. 316
 Scott, D. S. 469
 Scott, R. F. 235
 Seelbach, W. C. 1025
 Segal, R. J. 749
 Seid, B. 1092
 Semon, W. L. 98, 977,
 1118
 Sengupta, A. 669
 Senko, M. E. 915
 Seshu, S. 495, 496, 1117
 Sferrino, V. J. 571
 Shafer, W. L., Jr. 877
 Shannon, C. E. 119
 Shapiro, A. 767
 Shapiro, R. M. 611
 Shaw, G. 1015
 Shaw, J. C. 83, 449
 Sheldon, J. A. 784
 Sheldon, J. W. 673
 Shell, D. L. 325, 477
 Shepherdson, J. C. 313
 Sheridan, P. B. 332
 Sherry, M. E. 620
 Shevchenko, L. I. 754
 Shevel, W. L., Jr. 271,
 1020, 1029
 Shevlin, R. 876
 Shifrin, G. A. 1044
 Shimshoni, M. 7
 Shipley, R. B. 339
 Shiskin, J. 773
 Shoulders, K. R. 549
 Shrikhande, S. S. 530
 Shultz, G. L. 803
 Sidorowicz, R. S. 24
 Siegel, J. C. 341
 Simon, H. A. 83, 449
 Simpson, O. 858
 Sims, J. C., Jr. 546
 Singer, J. R. 409
 Singer, T. 1114
 Singleton, R. C. 651
 Sizer, T. R. H. 890
 Skinner, R. L. 655
 Skramstad, H. K. 1057
 Slade, A. E. 276, 1050
 Slepian, D. 992
 Sliter, J. A. 242
 Smith, H. R. 481
 Smith, J. E. K. 648
 Smith, J. G. 592
 Smith, J. L. 439, 591, 705

- Smith, K. C. 1023
 Smith, R. T. 214
 Smith, R. W. 893
 Smolov, V. B. 732
 Snyder, C. L. 269
 Sobol, I. M. 94
 Sollecito, W. E. 808
 Soma, T. 1004
 Sosenskii, N. L. 1109
 Speckhard, A. E. 926
 Spinrad, R. 873
 Srinivasan, C. V. 921
 Staehler, R. E. 36, 37
 Stagg, G. W. 630
 Stam, A. J. 526
 Stansbrey, J. J. 1037
 Stear, E. B. 908
 Stearns, S. D. 1098
 Steel, T. 63
 Steel, T. B., Jr. 326
 Stein, I. M. 540
 Stein, M. L. 764
 Steinberg, H. A. 461
 Steinberg, J. R. 206
 Stephen, J. N. 304
 Sterzer, F. 300, 415, 559, 561
 Stevens, K. N. 833
 Stewart, R. M., Jr. 860, 1033
 Stiefel, R. C. 694
 Stocker, C. F. 563
 Stokes, H. S. 199
 Strachey, C. 677
 Straley, R. 1048
 Strathman, J. 709
 Strong, J. 63
 Struble, G. W. 1133
 Strutt, M. J. O. 491
 Sugai, I. 254, 385
 Sumner, F. H. 351
 Susskind, A. K. 641
 Sutton, R. L. 1076
 Swann, D. A. 808
 Swanson, J. A. 1042
 Swift, C. J. 327, 1074
 Swift, P. 1054
 Swinnerton-Dyer, H. P. F. 1103
 Sydnor, R. L. 46, 709
 Sylvan, T. P. 141
 Szerlip, A. 143
 Taback, L. 635
 Takahashi, S. 844
 Takashima, K. 599
 Tancrell, R. H. 1022
 Taranto, D. 480
 Tasman, P. 941
 Taunton, B. W. 455
 Taylor, R. A. 918
 Taylor, R. T. 898
 Taylor, W. K. 350
 Theil, E. H. 611
 Thomas, A. O. 338
 Thomas, H. 851
 Thomas, W. H. 741
 Thomason, J. G. 916
 Thompson, B. W. 161
 Thompson, H. 606
 Thompson, J. E. 723
 Thompson, T. R. 68, 1077
 Tillit, H. 120
 Timbrell, V. 45
 Tippet, J. T. 1002
 Tizard, R. H. 1059
 Tkach, G. 1048
 Tomlinson, T. B. 543
 Toy, W. N. 877
 Trachtenbrot, B. A. 186
 Trank, J. W. 656
 Tritter, A. L. 63, 394
 Trotter, B. E. 789
 True, M. D. 52
 Trumbo, D. E. 220
 Trust, M. 772
 Tsui, R. T. C. 855
 Tunis, C. J. 351
 Turner, E. B. 1082
 Turner, J. A. 717
 Turner, K. I. 723
 Ulrich, W. 994
 Uncapher, K. W. 397
 Ungar, W. J. 159
 Unger, S. H. 1, 498, 644, 663, 976
 Uretsky, J. L. 518
 Uttley, A. M. 264, 602
 Vacca, R. 283
 Vajda, S. 256
 Val'denberg, I. S. 33
 Van Alstyne, A. G. 441
 Van Buskirk, R. C. 310
 Vander Shreis, K. L. 622
 Vanderkulk, W. 1089
 Van Heerden, P. J. 492
 Van Ness, J. E. 631
 Van Wijngaarden, A. 998
 Varga, R. S. 388
 Vaswani, P. K. T. 317
 Ventrice, C. A. 458
 Vincent, G. O. 51
 Vine, J. 783, 898
 Vivatson, A. L. 600
 Voghera, N. 974
 Volder, J. E. 594
 Volinez, G. 933
 Vollenweide, D. 1086
 Voss, J. R. 828
 Wada, E. 1004
 Wadey, W. G. 250, 963
 Wagner, E. G. 665
 Wagstaff, M. 902
 Waite, D. P. 232
 Walker, M. T. 1032
 Wall, F. T. 347
 Wallin, C. H. 881
 Wallmark, J. T. 408, 889
 Wallstrom, B. 193
 Walter, C. M. 178
 Walter, J. M., Jr. 913
 Walther, A. 1144
 Walton, C. A. 42
 Wang, H. 816, 967
 Wangren, W. 212
 Wanlass, C. L. 565
 Wanlass, L. K. 157
 Wanlass, S. D. 565
 Warburton, C. R. 1102
 Ware, W. H. 996
 Warfield, J. N. 92, 937
 Waring, W. 231
 Warner, H. R. 811
 Warren, C. S. 137
 Watanabe, M. S. 987
 Watts, A. T. 1054
 Watts, F. 339
 Wax, N. 835
 Webster, J. L. 962
 Weeg, G. P. 246, 830, 964
 Wegstein, J. H. 63, 318
 Weik, M. H. 535, 538
 Weil, H. 815
 Weinberger, A. 439, 591, 640, 705
 Weizbaum, J. 751
 Weltzien, J. W. 242
 Wensley, J. H. 252
 Wersan, S. J. 680
 West, J. C. 884
 Wetherbee, J. K. 310
 Wheeler, D. J. 894
 Wheeling, R. F. 366
 Wheelock, J. 249
 White, G. M. 581, 758
 Whiteman, I. R. 1108
 Whitman, A. L. 899
 Wiebenson, W. 1087
 Wiechec, W. 1024
 Wiesner, J. B. 124
 Wigington, R. L. 370
 Wilcox, R. H. 707
 Wilf, H. S. 517
 Wilkes, M. V. 123, 744, 894
 Wilkinson, J. H. 104, 512, 675, 1135
 Willett, H. M. 178
 Williams, F. A. 452
 Williams, R. W. 19
 Willis, D. G. 604
 Wilson, L. B. 823
 Windley, P. F. 380, 653, 1078
 Wolf, E. W. 311
 Wolf, P. 859
 Wolfe, P. 824
 Wolff, G. 1002, 1003
 Wong, T. 1010
 Wood, W. W. 208
 Woodland, N. J. 205
 Woodward, C. E. 727
 Woodward, J. A. 1039
 Woolner, A. D. 357
 Worsley, B. H. 334
 Wouk, A. 514
 Wray, W. J., Jr. 554
 Wright, A. G. 775
 Wright, C. E. 468, 619
 Wright, V. W. 793
 Wynne, C. G. 460, 626
 Yamada, H. 1068
 Yngve, V. H. 113, 183
 Yoeli, M. 497
 Young, D. A. 800
 Young, D. R. 861
 Young, F. H. 5
 Young, M. E. 431
 Young, R. W. 430
 Zaitzeff, E. M. 995
 Zakai, M. 396
 Zakrevskii, A. D. 846
 Zarechnak, M. 255
 Ziniuk, M. A. 282
 Zuk, P. 133

Subject Index

- Abacus for Base Conversion, Use of the 979
 Abacus, Origin and Development of the 260
 Abbreviation of Words, Systematic 1101
 Abstract Searching 80
 Abstracting, Automatic 48, 940
 AC Computers, Differentiators for 20
 Accuracy—*See also* Error(s)
 Accuracy Control in Tape Processing Systems 44
 ACE Computer 303
 Adams Predictor-Corrector Method of Solving Ordinary Differential Equations, Starting Method for 986
 Adaptive Control Processes, Functional Equations in 527
 Adder:
 Circuit Using Bidirectional Nonlinear Impedances, Binary 543
 with Stored Addition Table, Decimal 871
 Adders,
 Cryotron 861
 Error Checking for 955
 High-Speed Parallel 705
 Magnetic Core 142
 Microminiature 547, 900
 Microwave 415
 Negative-Resistance Diode 11
 Photoelectronic 413
 Transistor 12, 13, 281, 1011
 Addition, Carry:
 Propagation Length for Binary 1131
 Transmission in Computer 131
 Address:
 Calculation, Sorting by 651
 Modification 474
 Addressing for Random-Access Memories 807
 Adjacent-Error-Correcting Codes 1138
 AIMACO Automatic Programming Technique 324
 Air Conditioning for Computer Maintenance 426
 Airborne:
 Analog Computers 168
 Computers, Solid-State Research for 742
 Data Acquisition Systems 913
 Digital Computers 436
 Systems, Computers for 177
 Algebra for Periodically Time-Varying Linear Binary Sequence Transducers 1130
 Algebraic:
 Equation Solvers, Stability of Linear 850
 Equations,
 Simulation of 957
 Solution of 200, 930
 Formulas, Automatic Programming of 318
 Language for Engineering Problems, Specialized 606
 Topological Methods in Synthesis 1122
 Translation 605
 Algebras, Multivalued Switching 975
 ALGOL:
 Modifications 611
 60 Algorithmic Language 1072
 See also International Algebraic Language
 Algorithmic:
 Language, ALGOL-60 1072
 Languages, Syntax of 923
 Systems, Operator Synthesis of 846
 AMOS Computer, Autocode for 612
 Amphisbaenic Sorting 652
 Amplifiers,
 Analog Computer 28, 1015
 Design of Magnetic 961
 Optoelectronic 699
 Transistor DC 1015
 See also Operational Amplifiers
 Analog:
 Computing Servos 282
 from Digital Conversion 289
 Integrating Systems with Numerical Readout 32
 Methods of Pattern Recognition 350
 Multiplication, Survey of 706
 Multiplication—*See also* Multiplication, Multiplier(s)
 Storage 153
 for Torsion of Compound Bars, Electrical 958
 Voltage Sources 26
 Analog-Binary Converters 575, 887, 893
 Analog Computation, Application of Time Multiplexing to 265
 Analog Computer:
 Amplifiers 28
 See also Operational Amplifiers
 Applications:
 Analysis of Sums of Distribution Functions 738
 Compensation of Control Systems 175
 Complex Plane Scanners 170
 Control of:
 Energy for Electric-Arc Furnaces 754
 Heart Rate 812
 Hot-Strip Thickness in Rolling Mills 809
 Nerve Membranes 756
 Diagnosis of Heart Ailments 655
 Evaluation of Guided Missiles 916
 Measurement of:
 Flowrate 1056
 Respiratory Carbon Dioxide Response 737
 Semiconductor Parameters 491
 Network Synthesizers 307
 for the Nike Ajax System 747
 Reduction of Magnetic Resonance Data 739
 Simulation of:
 Aircraft Electrical Systems 808
 Blood Circulation 811
 Chemical Reactions 740
 Cosmic-Ray Showers 903
 Electron Kinetics in Semiconductors 901
 Nerve Membranes 756
 Transfer Functions 1110
 Weapons 155
 Solution of Structural Problems 654
 Stack Effluent Radio-Isotope Monitors 810
 Study of:
 Directivity of Aerial Arrays 904
 Nuclear Power Plants 232
 Sperm Cell Movements 656
 Train Performance 902
 See also Computer Applications
 Circuits, Stabilization of 358
 Design for Network Simulation 307
 Systems for Missile Simulation 174
 Techniques 956
 Analog Computers,
 Advantages and Disadvantages of 306
 Arithmetic Operations by Elapsed-Time Computation in 849
 Corrections for Potentiometer Loading in 1038
 DC Negative Resistance for 433
 Digital Simulation of 226
 Error Determination in 1109
 Errors of 169
 Frequency Measuring Circuits for 18
 Function Generators for—*See* Function Generators
 Generalized Integration on 482
 Magnetic Drum Storage for 884
 Matrix Programming of 229
 Multigrid Modulator Amplifiers for 709
 Multipliers—*See* Multiplication, Multiplier(s)
 Perturbation Techniques for 486
 Potentialscope Memories for 33
 Quadratic Interpolation in 285
 Sampling Parametric 736
 Stability of 850
 Survey of Commercial 257
 Theoretical Design of Optical 588
 Transistor 168
 Analog-Digital:
 Computers 428, 847, 905
 Conversion,
 Binary Encoder for 893
 Compiler Program for 764
 Digitalized Pickoff Display Converter for 888
 Spectrophotometric Data to Color Evaluation by 917
 Conversion:
 in Airborne Data Systems, Use of 913
 for a Sampled Data Processor 914
 Techniques 1059
 Converters, 575, 897
 Catalog of 165
 Commutators for 42
 Cryotron 157
 High-Speed 296, 886
 Servo 164
 Differential Analyzer 1057
 Program Conversion 764
 Recorders 159
 Simulation of Engineering Problems 1090
 Simulation, Two-Channel Link for 1058
 Analogs, Design of Resistance Network 266
 Analysis of:
 Pressure Waves on a Flat Panel 363
 Sequential Machines 670
 Thin Film Magnetization 409
 Transmission and Distribution Problems 340
 Variation 621
 See also Computer Applications
 Analytic Functions, Downhill Methods for 383
 Applications of Computers—*See* Analog Computer Applications, Computer Applications
 Arcsin N for $0 < N < 1$, Electronic Computation of 106

- Arithmetic,
 - Double Precision 283
 - Floating Point—*See* Floating Point Arithmetic
 - Arithmetic:
 - Calculations on Rational Fractions 240
 - for Data-Processing, Positive Integer 966
 - Elements,
 - Carry Transmission in 131
 - Design of 7, 8
 - Elements:
 - Adders—*See* Adder(s)
 - Multipliers—*See* Multiplier(s)
 - Operations, Programming of 62
 - Operations:
 - Addition—*See* Addition
 - Division—*See* Division
 - by Elapsed-Time Computation 849
 - Multiplication—*See* Multiplication
 - Using a Reflected Binary Code 965
 - Artificial:
 - Automata—*See* Automata
 - Intelligence: Strategies for the Game Dama 1069
 - Assembly Program for IBM-650 926
 - Asynchronous:
 - Circuits, Theory of 1123
 - Switching Circuits 414, 498
 - ATHENA Missile Guidance Computer 52
 - Reliability of the 601
 - ATLAS Computer 1064
 - Auditing Problems with Computing Data 1007
 - Auto-Abstracting 48, 940
 - Autocode(s),
 - General Algebraic Translator 453
 - Two-Level Storage Techniques in Mercury 765
 - Autocode:
 - for AMOS Computer 612
 - for Evaluating Implicitly-Defined Quantities 610
 - for Optimizing Programs on a Drum-Memory Computer 925
 - Programming System 65
 - See also* Automatic Programming, Coding
 - Automata,
 - Artificial 176
 - Finite 313, 316
 - Intelligent Behavior in Artificial 60, 314
 - Learning in Artificial 447, 448, 602, 603, 757, 758, 1069
 - Logic of Fixed and Growing 1067
 - Logical Goal-Seeking in 317
 - Probability Judgments by Artificial 315
 - Problem-Solving Program for 449
 - Regular Expressions and State Graphs for 1068
 - Restoring Organs in Redundant 450
 - See also* Pattern Recognition, Sequential Machines
 - Automatic:
 - Coding—*See* Autocode(s), Coding
 - Detection of Scaling Errors for Computer Arithmetic 1105
 - Failure Recovery in Data Processing Systems 228
 - Inventory Control 471
 - Pattern Recognition, Analysis of 800
 - Position Analyzer 442
 - Programming,
 - Business Applications of 181
 - Survey of 759
 - Programming:
 - of Algebraic Formulas 318, 605
 - of Languages 64
 - Library 334
 - SHARE 325, 326, 327, 328, 329, 330
 - Signal Corps Research 321
 - Systems,
 - Classification of 331
 - List of 451
 - Systems:
 - AIMACO 324
 - Algebraic Translators 453, 605
 - ALGOL Language 611, 1072
 - Assembly Program for IBM-650 926
 - FORTTRAN 67, 332
 - Frameworks I and II 767
 - International Algebraic Language (IAL) 179, 319, 320
 - Interpretive Programs 185
 - Math-Matic 66
 - for Mechanical Translation 643
 - OMNIFORM 768
 - Pegasus Autocode 184
 - RUNCIBLE Compiler for IBM-650 770
 - SESAME 331
 - Simple Algebraic Language 606
 - TAC for TRANSAC S-2000 749
 - Universal Computer-Oriented Languages (UNCOL) 63, 64
 - See also* Autocodes, Coding, Compiler(s)
 - Techniques:
 - Analog-to-Digital Program Conversion 764
 - Compiling Connectives 1074
 - for Engineering Problems 766
 - Function Evaluation 769
 - Identifiers as Internal Symbols in Compilers 452
 - Input Routine for the Ferranti Mercury Computer 61
 - Instruction Translation 609, 610
 - Language for Mechanical Translation 183
 - for Large-Scale Real-Time Programs 607
 - List-Processing Language 924
 - Logical and Mathematical Routines 763
 - Matrices 182
 - Multiprogramming 761, 1071
 - Optimizing Serial Memory Transfers 1073
 - for ORDVAC 454
 - for Quality Control Programs 470
 - Small Computers 922
 - Syntax of Algorithmic Languages 923
 - Variable Buffering 762
 - See also* Autocodes
 - Storage Assignment 1070
 - Transcription of Machine Shorthand 1099
 - Automation,
 - Application of Computers to 173
 - Office 188
 - Autonomous Linear Sequential Networks 500
 - Autosynchronous Circuits, Design Criteria for 546
 - Back-Transient Diode Logic 1003
 - Barium Titanate Memory Units 15
 - Barrier Grid:
 - Storage for Random Access Memories 37
 - Tube Memory 289
 - Base Conversion:
 - by Abacus 979
 - for Floating Point Representations 1132
 - Beam-Positioning for Flying Spot Storage 288
 - Bearing Computers, Radio Direction Finder 46
 - Bendix G-20 System 1063
 - BESM Computer 598
 - Bessel Functions, Generation of Spherical 518
 - Best Path Problem, Solution of the N th 639
 - BIAX Memory and Logic Elements 565
 - Bibliography of:
 - Logical Machine Design 121, 685
 - Magnetic Circuits and Materials 537
 - Numerical Analysis 684
 - BIDEC 158
 - Bidirectional Binary Counter 710
 - Bilateral Switching Elements Using Constant Voltage 543
 - Binary:
 - Adders Using Negative-Resistance Diodes 11
 - Addition, Carry Propagation Length for 1131
 - Codes—*See* Code(s), Coding
 - Conversion of a Decimal Fraction 480
 - Counter,
 - Bidirectional 710
 - Silicon Transistorized 1053
 - Encoder for Analog-Digital Conversion 893
 - Group Codes, Error Correcting 993
 - Numbers Modulo Three, Residues of 509
 - Signaling Alphabets 992
 - Time Series in Periodic Functions, Analysis of 492
 - Binary-Analog Conversion, Magnetic Amplifier for 887
 - Binary-Decimal:
 - Conversion 158, 582
 - Radix Comparison 746
 - Binary-Decision Programs, Representation of Switching Circuits by 475
 - Bistable Circuits Using Cold-Cathode Tubes 24
 - Bit-Wire Storage Elements 864
 - Block Diagrams in Computer Design, Use of 262
 - Blocking Oscillators, Transistorized 552
 - BOMARC Guidance, Simulation of 311
 - Boolean:
 - Algebra,
 - Symmetric Polynomials in 1117
 - Synthesis of Digital Comparators by 132
 - Equations, Solubility Conditions for 245
 - Forms, Algorithm for Reduction of 506
 - Functions,
 - Absolute Minimal Expressions of 368
 - Algebraic Simplification of 668
 - Classification of 504
 - Expressions of 244
 - Folding of 246
 - Inversion Complexity of Systems of 100
 - Irredundant Forms of 819
 - Minimization of 665, 972
 - Simplification of 818
 - Symmetries and Invariances of 971
 - Matrices, Synthesis and Analysis of Digital Systems by 666
 - Matrix Equations in Digital Circuit Design, Use of 505
 - Networks, Solution of Realizability Problems for Irredundant 817
 - See also* Switching
- Booth and Booth Method of Multiplication 872

- Boundary, Contraction Solution of:
 Elliptic Partial Differential Equations 387
 Laplace's Equation 826
 Boundary Value Problems, Solution of 85,
 514
 Bridge Networks, Synthesis of 96
 British:
 Commercial Computers, Survey of 842
 Computer Conferences and Exhibitions
 401, 690
 Digital Computers, Survey of 403
 University Computers, Survey of 843
 Buffering, Compilers for Variable 762
 Buffers, Transistor Driven Magnetic Core
 576
 Burst-Correcting Codes 533, 534
See also Error Correcting Codes
 Business Applications of Computers:
 Accuracy Control in 50
 Automatic Programming 181
 Banking 58, 455, 774, 927
 Bookkeeping 69
 Business Management 187
 Data Processing 50, 439, 440, 590
 General 258, 613, 776
 Insurance 57, 1076
 Intelligence Systems 48
 Inventory Control 337, 471, 775
 Management Decision Making 772
 Management Simulation 335
 Office Automation 188
 Office Work 68
 Sales Forecasting 71
See also Computer Applications
 Business Symposium, Review of a 401
 CADET Computer, Failure Rates for the
 304
 Calculation of—*See* Computer Applications:
 Computation of
 Calculator for Fourier Synthesis 45
 Canonical Forms for:
 Information—Lossless Machines 494
 Switching Functions 375
 Capacitive Sensing for Punched Cards 299
 Capacitor:
 Memory Wheel for Analog Computers 153
 -Diode Memory Systems 152
 Card-to-Tape Converters, Magnetic Core
 Logic for 416
 Carry:
 Propagation Length for Binary Addition
 1131
 Transmission in Computer Addition 131
 Catalog of Devices for Automatic Data
 Reduction 165
 Cathode Ray:
 Display Tube-Computer Linkage, Opera-
 tor Controlled 727
 Oscilloscopes, Computer Output Displays
 Using 798
 Cell Principle for the Design of Resistance
 Network Analogs 266
 Character:
 Display System for Computer Output 578
 Generation 577
 Recognition,
 Single-Gap-Scan Approach to 1096
 Wave Forms Generated for 224
 Recognition:
 for Accounting 39
 in a Stored Program Computer 1
See also Pattern Recognition
 Characteristic Value Problems, Solution of
 514
 Chebyshev Approximation to Functions 519,
 678
 Checkers-Playing Programs 448
 Checking Codes 376
 Checking, Generalized Parity 6
 Checklist for Programming Systems 333
 Chemical Switches 1037
 Chess-Playing Programs 83, 352
 Chinese Octal Diagrams 687
 Circuit:
 Elements—*See* Components
 Logic, Photoelectronic 413
 Circuits,
 Autosynchronous, 546
 Cold-Cathode Tube 24
 Microminiature 547, 549
 Millimicrosecond Pulse Instrumentation
 for Microwave 1002
 Nanosecond 557
 Oscillator 552
 Pulse Logic 555
 Superconducting 861
 Time Measuring 551
 Transfluxor and Magnetic Core 1026
 Transistor—*See* Transistor(s)
 Transistor-Resistor-Logic 553, 554
 Classification of Boolean Functions 504
 Code:
 Compression 89
 for English Text 535
 Reader for Minicards, Serial Scan 910
 Translator for Letter-Sorting Machines
 1052
 Word Sets, Decodability of 395
 Code, Expansion of Punched Card 646
 Codes,
 Burst-Correcting Binary 533, 534
 Equivalent and Optimum Group 529
 Error Checking 376
 Error Detecting and Correcting—*See*
 Error
 Minimum "Ones" Binary 535
 Variable-Length Binary 528
See also Autocodes, Gray Codes
 Coding:
 Algebraic Statements 62
 of Documents, Automatic 48
 of Information 119
 for Information Retrieval, Prime Number
 1095
 Networks, Linear Multivalued Sequential
 501
 Systems for Aerial Photograph Identifica-
 tion 38
 Theory to Hadamard Matrices, Relation
 of 530
See also Automatic Programming, Pro-
 gram(ming)
 Coincident:
 Current Memory,
 Magnetic Core 572
 Magnetic Matrix Switch for 879
 Current Nondestructive Readout from
 Thin Magnetic Films 290
 Voltage Memory, Ferroelectric Compo-
 nents for 885
 Cold-Cathode Tubes, Circuits Using 24
 Combinatorial Problems, Programming for
 469
 Commercial Computers in Britain, Survey
 of 842
 Communicating with Computers 41
 Communication:
 Net, Synthesis of 1115
 Networks, Optimum Route for 443
 Sciences 124
 Communication, Scientific 125
 Communications:
 Systems 51
 Tool, Multisequence Computer as a 1066
 Communications, Role of Large Memories
 in Scientific 3
 Comparators, Binary Number 164
 Computing 731
 Synthesis of Digital 132
 Transistor 281
 Compensation:
 of Control Systems by Analog Computers
 175
 Techniques for Error Reduction in Opera-
 tional Amplifiers 868
 Compiler Programs for Solving Power Sys-
 tem Problems 322
 Compilers,
 List of 451
 Programming Language 179
 Recursive Subscripting 323
 Technical Vocabulary 321
 Universal System 63, 180
 Use of 452
 Compilers:
 for Connectives 1074
 for Input-Output Buffering 762
 for List-Processing Language 924
 for Matrix Operations, IBM-709 608
 RUNCIBLE 770
 SIMCOM Simulator 1075
 Complementing Circuits, Transistor Oper-
 ated 12
 Complex:
 Numbers, Square Roots of 677
 Plane Scanners 170
 Complex-Curve Fitting 520
 Component Reliability, "Test Packaging"
 for 1107
 Components—*See*:
 Chemical Switches, Cold Cathode Tubes,
 Crowe Cells, Cryogenic Elements,
 Cryosars, Cryotrons, Delay Lines,
 Diodes, Electro-Optical Switches,
 Electron Beam Tubes, Ferreeds,
 Ferrites, Ferroelectric Devices, Fer-
 roresonant Elements, Glow Tubes,
 Laddics, Magnetic Amplifiers, Mag-
 netic Cores, Magnetic Elements,
 Magnetic Films, Microwave Switch-
 ing Elements, Multiaperture Mag-
 netic Devices, Operational Ampli-
 fiers, Optoelectronics, Parametrons,
 Persistors, Phosphors, Photoelec-
 tronic Components, Potentiometers,
 Printed Circuits, RODS, Servos,
 Superconducting Components, Thin
 Films, Thyrite Rods, Transfluxors,
 Transistors, Transpolarizers, Tunnel
 Diodes, Twistors.
 Components, List of Types of Major 166
 Composite Rules, Quadrature Formulas in
 515
 Compression of Dictionaries for Mechanical
 Translation 476
 Computability of Sets of Equations 1070
 Computation:
 in the Presence of Noise 117
 of Square Roots 821
 Computation, History of Digital 176
 Computer:
 Circuits,
 Autosynchronous 546
 Time Measuring 551
 Circuits with Memory Elements 998
 Control in Process Industries 540
 Design Methods 262
 Development,
 History of 259
 Russian 541

Developments, Review of 123
 Directory and Buyers' Guide 542
 Elements, Magnetic—*See* Magnetic
 Flow Diagrams, Analysis of 1129
 Magnetics, Survey of 268
 Maintenance, Cooling Air Flow for 426
 Man Cooperation for Formulative Thinking 845
 Mathematics at Moscow State University 1143
 Methods for Generating Normal Deviates 457
 Music, Application of Information Theory to 988
 Networks, Organization of 309
 Operation, Economic Model of Error-Free 755
 Output, Character Display System for 578
 Panel Wiring, Automation of 1102
 Performance, Influence of Control Organization on 586
 Personnel, Data on PGEC 397
 Programs—*See* Program(ming)
 Reliability, Derivation of Distribution of Uptime Ratio 1104
 Research, Use of Zebra for 929
 for SAGE System, Design of 741
 System for Flight Test Data 445
 Techniques,
 Summary of New 689
 to Telephone Switching Systems, Application of 978
 Technology, New Developments in 686
 Terminology, Glossary of 122
 Trends, Survey of 841
 Computer Applications:
 Abstracting Literature 940
 Airlines Reservation System 589
 Analysis of:
 Airborne Systems 168, 177
 Aircraft Routes 198
 the Atmosphere 210
 Blood Circulation 792
 Crystal Structure 7, 624, 788, 929
 Dye Mixtures 204
 Electrocardiographic Data 635
 High-Dispersion Molecular Spectra 787
 Microwave Rotation Spectra 934
 Pressure Waves 363
 Spectrometric Data 55
 Stiffness Matrices 74
 Sums of Distribution Functions 738
 Time-Series 773
 Variance 621
 Astronomic Surveys 442
 Auditing Problems with Computing Data 1077
 Automatic Position Analysis 442
 Automation 173
 Aviation Data Processing 467
 Banking 58, 455, 774, 927
 Battlefield-Surveillance 791
 Bookkeeping 69
 Business—*See also* Business Applications of Computers
 Business Management 187
 Calculation of—*See (below)* Computation of
 Cargo Handling 194, 195, 196, 197
 Census 59, 728
 Change-Ringing on Church Bells 1093
 Character Reading—*See* Character Reading
 Chemical:
 Compounds, Classification of 796
 Separation Processes 627

Computer Applications (*Cont'd*)
 Structure Searching 221
 Civil Engineering 235
 Classification of Chemical Compounds 796
 Combinatorial Puzzles 469
 Communications 1066
 Complex Plane Scanning 170
 Composition of Music 793, 988
 Computation of:
 Aerodynamic Coefficients 234
 Antenna Patterns 960
 Complex Roots of Equations 980
 Correlation Coefficients 619, 959
 Critical Rotation Speeds of Flexible Shafts 463
 Crystal Structure Factors 7
 Diffusion Concentration Profiles 231
 Electrical Network Functions 215
 Equilibrium Composition of Burnt Gases 1089
 Equilibrium Explosion Products 489
 Exponential and Hyperbolic Function 822
 Exponentially-Mapped Statistical Variables 931
 the Gamma Function 620
 Gamma Ray Transmission by Monte Carlo Methods 461
 Heat Transfer 1086
 Mathieu Functions 932
 Neutron Transmission 211
 Order Parameters in Binary Alloys 785
 Polymer Dimensions 347
 Recursive Functions of Symbolic Expressions 939
 Roots of Polynomial Equations 108, 484, 980
 Satellite Orbits 75, 76
 Schmerling Coefficients 458
 Shortest Route Through a Network 1087
 Spectral Functions 959
 Structure Factors for Helical Polypeptide Models 348
 Train Performance 1081
 Transmission-Line Constants 338, 339
 Urey-Bradley Force Constants 1084
 Zeeman Method in Atomic Spectroscopy 622
 Conformal Mapping of Polynomials 87
 Control of:
 Air Traffic 199, 437, 441
 Aircraft 177
 Arc Furnace Power 754
 Hot-Strip Thickness in Rolling Mills 809
 Machine Tools 218, 229, 641
 Missiles 53
 Nerve Membranes 756
 Radio Telescopes 56
 Crystal Structure Refinement 206
 Data Processing 50, 439, 440, 590, 771
 Data Processing in University Administration 1078
 Design of:
 Electrical Filters 216
 Electrical Machines 213, 214
 Lenses 459, 460, 625, 626, 933
 Magnetic Amplifiers 961
 Nuclear Reactors 632
 Optical Filters 203
 Wind-Tunnels 628
 Determination of Low Frequency Polarization 462
 Diagnosis of Heart Ailments 655
 Directivity of Aerial Arrays 904

Computer Applications (*Cont'd*)
 Display of Chemical Structural Formulas 798
 Documentation 3, 48
 Economic Planning in the Petroleum Industry 780
 Editing Flight Test Data 445
 Electric Utilities 617
 Estimating Fire Endurance 308
 Evaluation of Missiles 916
 Family Expenditure Survey 778
 Federal Government 692
 Filing 69
 Finding an Optimum Route Through a Communication Network 443
 Flowmeters 1056
 Forecasting Election Results 779
 Fourier:
 Analysis 72, 96
 Synthesis 45
 Freezing and Thawing in Soil 235
 General 186
 Generalized Integration 482
 Generation of:
 Normal Deviates 457
 Radar Blip Samples 175
 Great Circle Navigational Calculations 789
 Guidance of Missiles 52
 Highway Engineering 189
 Identification of Chemicals 541
 Indexing Technical Literature 3, 79
 Inertial Navigation 171
 Information Retrieval—*See* Information Retrieval
 Inspection Procedures 219
 Insurance Data Processing 57, 1076
 Intelligence Systems 48
 Inventory Control 337, 471, 775
 Invoice Control 775
 Job Shop Simulation 777
 Library 80
 Linear System Approximation 483
 Local Authorities 782
 Management Decision Making 772
 Measurement of:
 Control System Characteristics 312
 Grid-Current 362
 Respiratory Carbon Dioxide Response 737
 Semiconductor Parameters 491
 Mechanical Translation—*See* Translation, Mechanical
 Medical:
 Data Processing 467, 797, 1079
 Diagnosis 655, 1080
 Minimal Forms for Logical Statements 937
 Missiles—*See* Missile
 Mobile Systems 177
 Nuclear Reactor:
 Computations 212
 Programs 935
 Numerical Analysis — *See* Numerical Analysis
 Office Automation 188
 Office Work 68
 Optical Scanning 205
 Optimization by Random Search 485
 Organic Chemistry 465
 Patent Searching 799
 Pattern Recognition—*See* Pattern Recognition
 Photograph Captions 38
 Planning Artillery Fire 618
 Plotting Frequency Response Curves 962
 Power System Computations 190, 191, 236, 338, 339, 340, 341

- Computer Applications (*Cont'd*)
 Prediction of Interception 361
 Preparation of:
 Concordances and Indexes 941
 Poetry Concordances 942
 Private-Wire Data Processing 51
 Process Control 173, 794, 1094
 Processing Wind Tunnel Data 159
 Production:
 Control 781
 Planning 614
 of Spot Diagram Data 205
 Quality Control 470
 Radar Evaluation 178
 Radio Astronomy 56
 Radio Direction Finders 46
 Railroad Problems 633
 Ray Tracing 1085
 Recognition of Speech 353
 Reduction of Magnetic Resonance Data 739
 Research on TV Picture Coding 163
 Respiratory Control of Heart Rate 812
 Rotation of Flexible Shafts 463
 Route Selection in a Communications Network 443
 Sales Forecasting 71
 Scoring of Rating Scales 468
 Simulation of:
 Air Battle 310
 Air Defense 78
 Aircraft 487
 Aircraft Electrical Systems 808
 Algebraic Equations 957
 AM Data Systems 1088
 Blood Circulation 811
 Bomber Interception 1092
 Chemical Reactions 740
 Cosmic Ray Showers 903
 Data-Switching Systems 936
 Diodes 491
 Electrical Networks 84
 Electron Kinetics in Semiconductors 901
 Engineering Problems 1090
 Guided Missile Systems 1058
 Helicopters 344
 Human Tracking 217
 Nerve Membranes 756
 Orthonormal Functions 483
 Perceptrons 946
 Perceptual Systems 945
 Radar Systems 488
 SAGE Tracking and BOMARC Guidance 311
 Second-Order Equations 360
 Sequential Networks 938
 Speech 225
 Switching Systems 343
 Transfer Functions 1110
 Transistor Switching Circuits 629
 Transistors 491
 Vibration with Structural Damping 490
 Yawing Motion of Missiles 230
See also Analog Computer Applications, Simulation
 Solution of:
 Algebraic Equations 200, 355, 930, 956, 957, 1103
 Boundary Value Problems 85
 Differential Equations 202, 359, 360, 956, 1083
 Field Problems 587
 Integral Equations 88
 Predictor Intercorrelations 201
 Spatial Problems 1
 Transcendental Equations 200
 Computer Applications (*Cont'd*)
 Sorting 943
 Sorting Mail 615
 Spectroanalysis 54, 55
 Spectrophotometry 917
 Speech Recognition 353, 802, 803
 Stack Effluent Radioisotope Monitors 810
 Statistics 637
 Stock Recording and Control 70
 Stream-Flow Forecasting 342
 Structural:
 Analysis 1091
 Problems 654
 Student Registration 336
 Study of:
 Compressible Boundary Layers 209
 Electrical Power Flow 631
 Gas Film Lubrication 464
 Human Brain Function 634
 Human Dynamics 636
 Instrumentation for Nuclear Power Plants 232
 the Lattice-Gas Model 208
 Microwave Problems 233
 the Motion of Rockets 486
 Network Topology 638, 639
 Sperm Cell Movements 656
 Transient Stability Problems 630
 Surveying 790
 Synthesis of:
 Networks 307
 Systems 174, 456, 786
 Tabulation of Ballots 928
 Tank Farm Inventory Control 1082
 Telephone Traffic Theory 192, 193
 Thermal Design of Rotating Machinery 73
 Thermochemical Propellant Calculations 466
 Three-Dimensional Structure of the Protein Myoglobin 623
 Torsion of Compound Bars 458
 Tracing Electron Rays 783, 898
 Transcription of Morse Code 473
 Transparent Color Formulation 784
 Universal Credit Card Systems 841
 Vital Record Linkage 616
 Weapons:
 Control 742
 Evaluation 77
 Weather Forecasting 345
 Wire-Length Minimization 640
 X-Ray Crystallography 207
 Zeeman Method in Atomic Spectroscopy 622
See also Analog Computer Applications, Special Purpose Computers
 Computers,
 Analog—*See* Analog Computers
 Analog-Digital 428, 905, 1057
 Central European 688
 Comparison of Single and Triple Address 745
 Digital—*See* Digital Computers
 Educational Program for 683
 Future Developments in 691
 Future of Digital 1142
 List of Types of 167
 Master File System for Tape Processing 49
 Microprogramming 2
 Minimum Logical Complexity for General Purpose 130
 Special Purpose—*See* Special Purpose Computers
 Survey of Commercial 257
 Symbolic Design of Generalized 261
 Transistor Applications for High-Speed Parallel 1007
 University Role in 682
 Use of Shift Registers as 848
 Computers:
 for Airborne Systems 177
 in the Federal Government, Use of 404
 for Mobile Systems 177
 as a Public Utility 405
 to Turing Machines, Relation of Actual 129
 Using Magnetic Core Pulse-Switching Circuits 31
 Using Magnetic Tape, Maximum Pulse Packing Densities and Transfer Rates of 161
See also Digital Computers, General Purpose Computers, Special Purpose Computers
 Concordances, Computer Preparation of 941, 942
 Conditional Probability Computers, Design of 264
 Conductive Films, Use of Evaporated 568
 Conformal Mapping of Polynomials Using Analog Computers 87
 Congruence Notation in Parity Checking 6
 Connection Matrices in Sequential Machines, Use of 670
 Connectives, Compiler for 1074
 Consistency of Precedence Matrices 377
 Contact:
 Networks for Switching Functions 97
 Networks, Synthesis of Multiple Output 1126
 Continued Fractions, Computation of Exponential and Hyperbolic Functions with 822
 Continuous Problems to Discrete Form, Reduction of 657
 Control:
 of Active Bioelectric Membranes 756
 Applications of Computers—*See* Computer Applications: Control of
 Devices: Transpolarizers 412
 of Missiles by Computers 53
 Systems,
 Analog Computer Compensated 175
 Characteristics of Manual 312
 Diode Function Generators in 17
 Linear Interpolator for Digital Program 895
 Partly Sampled and Partly Continuous 813
 Solution of Differential Equations for 828
 Synthesis Techniques for Sampled-Data 908
 System:
 Components, Digital and Analog 172
 for Logical Block Diagnosis 915
 Units for Digital Computers, Design of 894
 -Word Techniques in Data Processing 406
 Controllers for Sampled Data Systems 906
 Convergence Rates of Relaxation Procedures 825
 Conversion,
 Analog-Digital—*See* Analog-Digital Conversion
 Binary-Decimal 158, 582
 Use of the Abacus in Number 979
 Conversion:
 of a Decimal Fraction, Binary 480
 for Storage Tube Deflection, Digital to Analog 289
 Converters,
 Analog-Binary 887, 893

- Analog-Digital—*See* Analog-Digital Converters
- Binary-Decimal 158
- Frequency-to-Shaft 18
- Magnetic Core Logic for Card-to-Tape 416
- Paper Tape to Magnetic Tape 43
- See also* Encoders, Decoders
- Convolution Integrals, Machine for Evaluating 128
- CORDIC, Special Purpose Trigonometric Computer 582, 594
- Cores, Magnetic—*See* Magnetic Cores, Memory Cores
- Correction of Spelling Errors 947
- Correlation:
- Coefficients, Calculation of 619
 - Functions by Orthogonal Filtering, Computation of 959
 - Integrals, Machine for Evaluating 128
 - Processes 201
- Correlator for Processing Radar Information, Digital 1054
- Coset Equivalence in Error-Correcting Group Codes, Use of 990
- Counters,
- Binary Bidirectional 710
 - Decade 24, 143
 - Latching 22
 - Shift Register 5
- Transistor:
- Binary 144
 - Decade 143
 - Ring 141, 281
 - Magnetic Core 145, 1039
- Crowe Cell Storage Elements 700
- Cryogenic:
- Circuits, Special Solder for 702
 - Oscillators 277
 - Storage Elements 700
- Cryogenics: Refrigerative Requirements for Superconducting Memories 726
- Cryosars 411
- Cryotron:
- Digital-Analog Converters 157
 - Woven Memory 1050
- Cryotrons,
- Circuits Employing 861
 - Crossed-Film 1035
 - Current Status of 410
 - Lead Attachment to 702
 - Vacuum Deposited 276
 - Variation of Current Amplification Factor with Temperature in 862
- Cumulative File in File Updating, Use of 478
- Current Steering Circuits Using Magnetic Cores 704
- Curve Fitting,
- Multidimensional Least Squares 676
 - Nonlinear 521
 - Polynomial Least Squares 820
 - Recursive Techniques in 107
 - Total Error in Least Squares 1133
- See also* Least Squares
- Curve Plotter,
- Automatic 423
 - ORACLE 574
- See also* Graph
- Cyclic Error-Correcting Codes 393
- DART Real-Time Differential Analyzer 593
- Data:
- Acquisition System, Airborne 913
 - Assimilation, Real-Time 444
 - Collection Devices 41
 - Distribution Devices 41
- Recording:
- Systems 297
 - Techniques 356
- Reduction,
- Catalog of Devices for 165
 - Flight Test 445
- Storage with Polarized Phosphors 548
- Switching Systems, Computer Simulation of 936
- Systems, Computer Simulation of AM 1088
- Transmission,
- Codes for Correcting Dependent Errors in 836
 - Real-Time Systems for 748
- Transmission:
- Circuits for SAGE 40
 - Systems 51
- Data Processing,
- Description of Ferranti-Perseus System for 590
 - Dual Master File System for 49
 - Indexing and Control-Word Techniques in 406
 - Opportunities for High School Graduates in 398
 - Photomagnetic Storage for 743
 - Selection of Information for 772
 - Transistor Storage and Logic Circuits for 1011
 - Variable Field Length System of 440
- Data Processing:
- Applications:
 - Aviation 467
 - Banking 455, 774
 - Government 539
 - Insurance 1076
 - Medical 467, 797
 - Spectrometry 55 - See also* Computer Applications
 - Computer for Military Applications 912
 - Concordances and Indexes 941
 - Installation in a Large Company 776
 - Payment of Utility Company Bills 927
 - Positive Integer Arithmetic 966
 - Problems Solved by Computer 771
 - System,
 - Mobile General Purpose 1062
 - Optical 1060
 - Voice 1065
- Systems:
- Bendix G-20 1063
 - GE-100 751
 - IBM-7070 750
 - MOBIDIC B 1061
 - PILOT 439
 - University Administration 1078
- Debugging Procedures,
- Automatic 1129
 - Economical 427
- Decade Counters Using Cold-Cathode Tubes 24
- Decimal-Binary:
- Conversion 158, 582
 - Radix Comparisons 746
- Decimal Fraction, Binary Conversion of a 480
- Decision Problem in Finite Automata 316
- Decoders,
- Error-Correcting 21, 580
 - Transistor-Magnetic Core 1039
- Decoding:
- Algorithms, Error-Correcting Codes 393
 - Devices: Transpolarizers 412
 - Morse Code 305
 - Nets 378
- Decomposition of Switching Functions 1120
- Deductive Hypotheses, Use of Information Theory for Testing 987
- Delay:
- Circuits Using Cold-Cathode Tubes 24
 - Lines; Miniature Wirewound 23
- Delays in Asynchronous Sequential Switching Circuits 498
- Deposited Magnetic Films as Logic Elements 1031
- Design of:
- Computers Oriented toward Spatial Problems 1
 - Conditional Probability Computers 264
 - Digital Comparators 132
 - Digital Computers 127, 129, 130, 132, 262, 263
 - Experiments in the Reduction of Run Multiparameter Computations 815
 - General-Purpose Computers 130
 - Microwave Computers 545
 - Resistance Network Analogs 226
- Design Technique for Computers 262
- DEUCE Computer, Translation Routine for the 609
- Diagnostic Monitor System 915
- Diagonalization of Normal Matrices 381
- Dictionaries, Compression of 476
- Dictionary, Input Device for an Automaton 162
- Dielectric:
- Devices: Transpolarizers 412
 - Films, Use of Evaporated 568
- Difference Equation Problems, Stabilization Condition for Partial 982
- Differential:
- Analyzer:
 - DART System 593
 - Simulation of Orthonormal Functions 483 - Analyzer, Transistor Circuits for a Digital 1012
- Analyzers,
- Analog-Digital 1057
 - Digital Simulation of 226
 - to Polynomial Root Finding, Application of 484
 - Review of 306
 - Systematic Scaling for Digital 954
- See also* Analog Computers
- Differential Equations,
- Analog Solution of 84, 360
 - Analog Solution of Partial 359
 - Automatic Solution of Ordinary 610
 - Boundary Value Problems Involving Ordinary 514
 - Integration of 103
 - N-Step Solution of Ordinary 516
 - Numerical Solution of Control 828
 - Predictor-Corrector Solution of 202, 914
 - Pseudo-Code Interpreter for 226
 - Representation by Resistance Analogs 266
 - Simplification of Ordinary 386
- Solution of:
- Boundary Value Problems for 85
 - Elliptic 102
 - Laplace's 387
 - Simultaneous Ordinary 1083
 - Stability of Solution of 384, 827
 - Truncation Errors in the Solution of 814
- Differentiators for AC Computers 20
- Digital:
- Computing Systems, General-Purpose 914
 - Correlator for Processing Radar Information 1054
- Differential:
- Analyzer, Transistor Circuits for a Digital 1012

- Analyzers, Systematic Scaling for 954
 Filters, Theory of Exponential 367
 Operational Flight Trainer 600
 Recorders 159
 Simulation of Analog:
 Computers 226
 Systems 217
 System Construction, Use of Basic Transistor Module in 735
 Systems by Means of Boolean Matrices, Synthesis and Analysis of 666
 Digital-Analog:
 Conversion:
 for Storage Tube Deflection 289
 Techniques 1059
 Convertors 575
 Catalog of 165
 Cryotron 157
 Function Generators 429
 See also Analog-Digital
 Digital Analog Controller for Sampled Data System 906
 Digital Circuit Design, Use of Boolean Matrix Equations in 505
 Digital Computer:
 Applications—*See* Computer Applications
 Circuits, Transistor 140, 1013
 Complexity Requirements 130
 Design, Machine Language in 263
 Elements: Parametrons 560
 Programming Techniques—*See* Programming Techniques
 Storage Elements: RODS 127, 134, 273
 Digital Computers,
 Airborne 436
 Arithmetic Units for 550
 Basic Circuits for 140, 1007
 Design of Control Units for 894
 Failure Rates for Transistor 304
 Indexing and Control-Word Techniques in 406
 Input-Output Units for 154
 Internal Sorting for 354
 Machine Language in 263
 Microminiature 900
 Microprogramming 2
 Microwave 545, 694, 1001
 Pulse:
 Generators for 30
 Switching Circuits for 31
 Relation of Operator to Control Loop of 446
 Space Guidance 547
 Survey of:
 British 403
 Commercial 257
 Symbolic Design of 261
 Use of 186
 Digital Computers:
 ACE 303
 for Aircraft Control 177
 ATHENA 52
 ATLAS 1064
 Automatic Position Survey Equipment 442
 BESM 598
 CADET 304
 CORDIC 582, 594
 DART 593
 Ferranti-Perseus 590
 GE-100 751
 HEC-4 357
 IBM-7070 750
 Illinois 586
 LEM-1 597
 LEPRECHAUN 734, 735
 MAUDE 305
 MERCURY 723, 765
 MOBIDIC 1061
 MUSASINO-1 599
 National-Elliott-802 794
 NCR-304 456
 PILOT 439, 591
 RCA-501 592
 Siemens 2002, 595
 for Solution of Field Problems 587
 SPUD 753
 STANISLAUS 752
 STRETCH 746, 761
 TRADIC 742
 TRANSAC 177, 749
 for Turing Machines, Relation of 129
 UNIVAC 302
 UNIVAC Solid State 438
 URAL 596
 Use of:
 Evaporated Films in 568
 Optoelectronic Devices in 699
 Parametric Oscillators in 560, 561, 562, 563, 564, 568
 X-1 301
 ZEBRA 929
 Digitalized Pickoff Display Converter for Radar Systems 888
 Diode:
 -Capacitor Memory Systems 152, 874, 1049
 Function Generators,
 Approximation Errors in 730
 Biased 430
 Function Generators:
 in Control Systems, Applications of 17
 Using Ganged Potentiometers 729
 Logic, Back-Transient 1003
 Microwave Circuits 558, 559
 Rings as Four-Quadrant Multipliers 707
 -Steered Magnetic Core Memory 876
 -Transistor Logic 1006
 -Transistor NOR Circuits, Design of 1005
 Diodes,
 Binary Adders Using Negative-Resistance 11
 Diffused Computer 696
 High-Speed Switching 274
 Millimicrosecond Silicon 133
 Diodes:
 for Drift Correction in Operational Amplifiers, Use of 867
 for High-Speed Logical Circuits, Use of Esaki 1004
 for Use in Parametric Oscillators 562, 563
 Direct-Coupled Transistor Logic 9, 556, 1006, 1009
 Directory, Computer 542
 Discrete Information Channels with Finite Memory, Calculation of Capacity of 989
 Display,
 Character 577
 Computer 798
 Light-Pen Linkage for Cathode-Ray Tube 727
 Display:
 Computers, Digitalized Pickoff 888
 Devices: Ferreeds 698
 Panels, Optoelectronic 699
 with Polarized Phosphors, Data 548
 Systems, Computer Output 578
 Distribution:
 Functions, Analysis of Sums of 738
 System Voltage Control, Electrical 190
 Divider-Multipliers, Transistorized 10
 Division,
 Mathematical Procedure for Machine 379
 Methods of Digital 4
 Short Cut for Digital 8
 Division Using Exponential Discharges 736
 Domain Walls in:
 Ferrites, Fast Switching by 1024
 Thin Ni-Fe Films 851
 Double-Precision Arithmetic 283
 Drift Correction in Operational Amplifiers, Use of Silicon Diodes for 867
 Driving Systems for Core Memories 35
 Drum-Memory Computers, Program Optimization for 925
 Drums,
 Storage Density of Magnetic 150
 Track Switching for Magnetic 16, 151
 Dual-Polarity Logic in Switching Networks 507
 Dynamic Programming:
 to Logical Synthesis, Application of 681
 to Sequential Machines, Application of 838
 See also Linear Programming
 Educational Program in Computing 683
 EDVAC Synchronous Magnetic Drum 881
 Eigenvalues of:
 Matrices, Computation of 513
 Symmetric Matrices, Householder's Method for 1135
 Eigenvectors of:
 Co-Diagonal Matrices, Calculation of 675
 Matrices, Calculation of 104
 Elapsed-Time Computation in Analog Computers 849
 Elastic Switching Properties of Square-Loop Toroidal Materials 1025
 Electrical:
 Network Functions 215
 Networks:
 by Graph Theory, Treatment of 502
 Using Linear Programming, Logical Design of 1140
 Electrodeposited Memory Elements 1035
 Electrodeposition of Twistors 864
 Electroluminescence, Solid-State Devices Using 699
 Electroluminescent Cells, Switching Applications of 413
 Electron Beams, Frequency Division Using 567
 Electro-Optical:
 Shift Register 418
 Switches 550
 Electrostatic:
 Circuit Elements: Transpolarizers 412
 Memories, Design of 873
 Storage, Barrier Grid 37
 Elliptic:
 Functions for Time-Delay Networks 870
 Integrals, Series Evaluation of 679
 Encoders,
 Analog-to-Digital 886
 Error-Correcting 21, 580
 Twelve-Digit 893
 Use of Shift Registers as 848
 See also Converters
 Encoding of Documents, Automatic 48
 English:
 Text, Minimum "Ones" Binary Code for 535
 Words as Computer Input 324
 Environments, Miniature Memory Plane for Extreme 1048
 Equation Sets, Computability and Computation Order of 1070
 Equations—*See* Algebraic Equations, Differential Equations

- Equipment, Computer—*See* Analog Computer Components, Components, Digital Computers, Input-Output, Special-Purpose Computers, Subsystems, Systems
- ERA 1103A Computer, Optimum Coding for 953
- Error:
- Analysis:
 - of Diode Function Generators 730
 - of a Fire-Control Digital Computer 1108
 - in Floating Point Arithmetic 511, 963
 - Bounds for Runge-Kutta Procedures 831
 - Bursts, Binary Codes for 533
 - Checking:
 - Codes 992
 - Modular System for Adders 955
 - Correcting:
 - in Arithmetic Operations Using a Reflected Binary Code 965
 - Binary Group Codes 993
 - Codes,
 - Cyclic 393
 - Design Methods for Maximum Minimum-Distance 837
 - Nonbinary 994
 - P-nary Adjacent 1138
 - Transformation of 1137
 - Use of Coset Equivalence for 990
 - Codes for:
 - Asymmetric Channels 531, 532
 - Clustered Errors 1136
 - Data Transmission 836
 - Error Bursts 533, 534, 1136
 - See also* Error-Detecting and -Correcting Codes
 - Encoders and Decoders 21, 580
 - Correction, Philosophy of Automatic 658
 - Correction Using Error-Detection Circuitry 659
 - Detecting and Correcting Codes 376, 834, 835
 - Detection in:
 - Business Systems 50
 - Noisy Computers 660
 - Tape-Processing Systems 44
 - Detection System for Teletypewriter Transmission 899
 - Determination in Analog Computers 1109
 - Diagnosis in the HEC-4 Computer 357
 - Estimation in:
 - the Numerical Solution of Laplace's Equation 385
 - Runge-Kutta Procedures 251
 - in the Graeffe Root Squaring Method for Polynomials, Truncation 830
 - in a Least-Square Power Series, Measuring 1133
 - Limitation in Analog Computer Circuits 358
 - of a Linear Interpolator 895
 - Propagation in Unnormalized Floating Point Arithmetic 479
 - Reduction in Operational Amplifiers 868
- Errors,
- Automatic Detection of Scaling 1105
 - Correction of Spelling 947
- Errors:
- of Analog Computers 169
 - in Hall Effect Multipliers 1041
 - in Magnetic Tape Systems, Determination of Probability of Undetected 695
 - in the Solution of Differential Equations, Truncation 829
- Esaki Diode High-Speed Logical Circuits 1004
- Estimation to Simulation and Monte Carlo Procedures, Application of Sequential 93
- Evaluator, Truth-Function 579
- Execute Operations for Instruction Sequencing 952
- Exhibition, British Computer 401
- Exponential:
 - Digital Filters, Theory of 367
 - Function, Computation of 984
 - Stochastic Model for Computer Uptime, Double 1104
- Exponentiation Using Exponential Discharges 736
- Extraction of Roots 254
- Failure Recovery in Data-Processing Systems, Automatic 228
- Feedback Control Systems, Quantization in 172
- Ferranti-Perseus Data-Processing System, Description of the 590
- Ferreed Switching Devices 698
- Ferrite:
 - Cores,
 - Impulse Switching Mode of Driving 571
 - Nondestructive Sensing of 292
 - Production of 269
 - Residual States of 270
 - Use in Switching of 278
 - Film Logic and Storage Devices 1020
 - High-Speed Storage Systems 720
 - Magnetic System, Description of a New 272
 - Memories, Use of Impulse Switching in 571, 719
 - Memory:
 - and Logic Elements 565
 - Planes, Miniature 1048
 - Multiaperture Devices 267
 - Plate Memories 34
 - Sheets 267
 - Storage 877
 - Store, Transistor Circuits for a 1018
 - Switching Rates, Effect of Previous History on 1023
 - See also* Magnetic Films
- Ferrites,
- Fast Switching by Domain Walls in 1024
 - Switching Properties of 271
- Ferroelectric:
 - Coincident Voltage Matrix Memory 885
 - Components 550
 - Devices: Transpolarizers 412
 - Memory:
 - Matrices 714
 - Storage Devices 139
 - Units 15
- Ferromagnetics, Flux Reversal in Soft 1019
- Ferroresonance,
 - Circuit Logic Using 866
 - Switching Elements Using 1145
- File:
 - Systems for Data Processing, Dual Master 49
 - Updating, Use of Cumulative File in 478
- Filing Programs 331
- Filing, Use of Computers for 69
- Film Readers 728
- Films—*See* Magnetic Films, Thin Films
- Filon's Method of Numerical Integration, Modification of 983
- Filters,
 - Exponential Digital 367
 - Time-Varying Linear Binary 1130
 - Wiener 396
- Finite Automata 313, 316
- Flight:
 - Test Data, Computer System for 445
 - Trainers, System Organization of 600
- Flip-Flops, Millimicrosecond 703
- Floating Point:
 - Arithmetic,
 - Analysis of 238
 - Digit Significance Checking in Normalized 964
 - Error Analysis in 511, 963
 - Normalized and Significant Systems 511
 - Unnormalized 479
 - Representations, Base Conversion 1132
- Flow Diagrams Using Boolean Matrix Analysis of 1129
- Flying Spot:
 - Photographic Storage 573
 - Scanning Card Reader 910
- Storage 287
 - Beam-Positioning Servo for 288
 - System Design of 286
- Storage for Computer Memories 36
- Form Matrices, Boolean Algebra 506
- Formal Systems, Machine Manipulation 369
- Formula Translation, Algorithms for 610
- FORTRAN,
 - List-Processing Language Based on 924
 - Variable Buffering Technique for 762
- FORTRAN Automatic Coding 67
- FOSDIC 728
- Four-Quadrant Analog Multiplier 432
- Fourier:
 - Analysis by an Analog Computer 86
 - Analysis, Program for 72
 - Integrals, Machine for Evaluating 128
 - Synthesis, Calculator for 45
- Frameworks I and II, Automatic Programming Systems for 767
- Fredholm's Integral Equation, Solution 88
- Frequency:
 - Division by an Electron Beam 567
 - Measuring Circuits for Analog Computers 18
- Function:
 - Evaluation, Automatic Program for 769
 - Generation, Servos for 584
- Generators,
 - Approximation Errors in Diode 730
 - Digital-Analog 429
 - Diode 17, 430, 729
 - Operational Amplifier 731, 732
 - Photographic 897
 - Potentiometers as 19
 - Quadratic Interpolation in 285
 - Rotating Cylinder 891
 - Rotating-Disk 431
 - Sawtooth 892
 - Space Card 583
 - Transpolarizer 412
 - Trigonometric 156
 - Universal 155
- Generators:
 - in Nonlinear Control Systems, Use of Squares Generation with Nonlinear Resistors 733
- Functional:
 - Canonical Form for Multiple-Output Switching Circuits 662
 - Equations in Adaptive Processes and Random Transmission 527
- Functional-Array Logic, Use of 1031
- Functions, Calculation of Exponential and Hyperbolic 822

- ing Elements: RODS 134
- ussian Elimination, Program for Solution of Simultaneous Linear Equations by 930
- 100 Data-Processing System 751
- neral-Purpose Computers:
 - Hypothetical Stored Program 127
 - Logical Design for 127, 261
 - Minimum Logical Complexity Required for 130
- PILOT Data Processor 439
- ransistor Analog 168
- Univac Solid-State 438
- neralized:
 - Algebraic Translator 453
 - Computers, Symbolic Design of 261
 - eration of Normal Deviates 457
- nerators,
 - Binary Word 890
 - Random Number 300
- ometry Theorems, Machines that Prove 60
- rman-English Translation, Pronoun and Prepositional Ambiguities in 524
- rman Sentence Recognition in Mechanical Translation 948
- rmany, Switching Research in 1144
- ssaries of Computer Terminology 122
- ow-Counting Tube Readout Circuits 569
- al-Seeking Procedures, Optimization of 317
- aeffe Method for Polynomial Roots, Truncation Error of 830
- ammars, Formal Properties of 522
- aph:
 - Plotters, Design for Automatic 423
 - See also* Curve
 - Plotting, Adaptation of Punched Card Equipment for 918
- Theory:
 - to Contract Networks, Application of 1125
 - to Electrical Networks, Application of 502
- Theory, Synthesis of Switching Functions by Linear 1121
- raphs, Theory of 378
- ay Codes:
 - for Arithmetic Operations 965
 - and Paths on the n -Cube 991
- roup Code Equivalence and Optimum Codes 529
- roup Codes, Analysis and Decoding of 990
- uidance Computers, Missile 52
- ided Missile Systems, Analog Computers for 747
- bit-Forming, Mechanical Simulation of 603
- adarnard Matrices to Coding Theory, Application of 530
- ll Effect Multipliers, 147, 1040
- Errors in 1041
- imming Codes, Generalizations of 992
- izards in:
 - Asynchronous Sequential Switching Circuits 498
- Switching Networks 664
- alth Computer Network, National 1079
- EC-4 Computer, Testing Programs for the 357
- uristic:
 - Methods Used in Learning Machines 60
 - Principles for Problem Solving 449
- gh:
 - Density Magnetic Recording Techniques 1043
- Frequency Pulse Circuits 27
- School Graduates, Opportunities in Data Processing for 398
- Speed:
 - Logic, Matrix Synthesis of 374
 - Printer, NORC 424
 - Sorting Procedures 477
- Hiring of Programming Services and Machine Time 402
- History of Computer Development 259
- Householder's Method for Eigenvalues of Symmetric Matrices 1135
- Hybrid (Analog-Digital) Computers 428, 847, 905
- Hypotheses, Use of Information Theory for Testing 987
- IBM:
 - Military Computer System 912
 - RAMAC, Information Storage and Retrieval Using 795
- 650 Computer,
 - Assembly Program for the 926
 - RUNCIBLE Compiler for the 770
 - Statistical Programs for the 637
- 704 Printing 160
- 709 Tape Matrix Compiler 608
- 7070 Data-Processing System 750
- Stretch Computer 406
- Identifiers in Language Processors 452
- Illinois Computer, Organization of the 586
- Image Transmission, Storage, and Display 699
- Implicitly Defined Quantities, Evaluation of 610
- Incremental Computers for Nonlinear Analytic Functions 897
- Index Register 474
- Indexes, Compilation of Analytical 941
- Indexes for Technical Literature,
 - Machine-Made 79
 - Use of Memories as 3
- Indexing:
 - in Data Processing 406
 - by Shift Register Code 669
- Indexing, Recursive 323
- Induction Energy Meters as Integrators, Use of 902
- Inductive:
 - Hypotheses, Use of Information Theory for Testing 987
 - Time-Measurement Circuits 551
- Information:
 - Converters, Automatic 846
 - Disseminating Systems 48
 - Handling 772
 - Processing Systems 124
- Retrieval,
 - Role of Large Memories in 3
 - Use of Digital Computers for 472
- Retrieval: 126, 642
 - Abstract Searching 80
 - Basic Techniques 356
 - Computer Classification of Chemical Compounds 796
 - Machine-Made Indexes 79
 - Methods of Addressing 807
 - Multicoordinate System 642
 - Patent Searching 221, 799
 - Photomagnetic Storage 743
 - Prime Number Coding 1095
 - Random Access Memories 795
- Searching, Digital Computers for 472
- Theory:
 - Application of Hadarnard Matrices to Coding Theory 530
 - Binary Code for English Text 535
- Calculation of Smoothing and Prediction Operators 118
- Capacity of Discrete Channel with Memory 989
- Coding and Transmission of Information 119
- Composition of Computer Music 988
- Computation in the Presence of Noise 117
- Decodable Code-Word Sets 395
- Gray Codes and Paths on the n -Cube 991
- Group Code Equivalence and Optimum Codes 529
- Information-Preserving Machines 494
- Morse Code Distribution 394
- Quantities of Information 526
- Testing of Inductive and Deductive Hypotheses 987
- Theory of Adaptive Control Processes 527
- Transmission Through Random Media 527
- Variable-Length Binary Codes 528
- Wiener Filters 396
 - See also* Error Correcting Codes
- Information, Coding of 119
- Inhibited-Flux Operation of Three-Hole Memory Cores 294
- Input:
 - Device for an Automatic Dictionary 162
 - Film Readers 728
 - Routines for Computers 61
- Input-Output:
 - Automatic Digital Recording and Translating on Photographs 38
- Buffering:
 - Compilers 762
 - for the SHARE 709 System 327
- Buffers 576
- Character Reading 39
- Communicating with Computers 41
- Data Conversion 42, 43
- Devices 41, 165
- Display 577
- Large Data Systems 40
- Real-Time 444
- SAGE Data Systems 40
- Translation: SHARE 709 System 328
- Units:
 - Character Generation 577
 - for Digital Computers 154
 - Error-Detection System for Teletypewriter Transmission 899
 - Maximum Transfer Rates from Magnetic Tape 161
 - See also* Converters, Display, Function Generators, Graph, Magnetic Recording, Pattern Recognition, Printers, Punched Cards, Readers, Recorders
- Instruction Sequencing, Execute Operations for 952
- Instructions,
 - Optimum Coding for ERA 1103A Computer 953
 - Production of Machine Language 62
- Instrumentation for Microwave Circuits, Millimicrosecond 1002
- Integral:
 - Equations, Solution of 88
 - Formulations of Engineering Problems, Solution of 128
- Integrals, Series Evaluation of Elliptic 679
- Integrated:
 - Electronic Circuitry Using Unipolar Transistors 889

- Logic Devices 408
- Magnetic Circuitry for Sequential Operations 865
- Integrating Systems with Numerical Readout 32
- Integration:
 - on Analog Computers, Generalized 482
 - of Differential Equations 103
 - Formulas, Stability of 517
- Integration, Numerical 983
- Integrators, Induction Energy Meters as 902
- Intelligence:
 - Simulation: Computer Strategies for the Game of Dama 1069
 - Systems, Business 48
 - See also Automata*
- Intelligent Behavior in Problem-Solving Machines 60
- Intercode, An Autocode for AMOS Computer 612
- Internal Variable Assignments for Sequential Circuits 976
- International Algebraic Language (IAL) 179, 319, 320
- See also ALGOL*
- Interpolation, Multivariate 249
- Interpolator, Linear Digital 895
- Interpolators for Digital Program Control Systems 896
- Interpretive Programs 185
- Inversion:
 - Complexity of Systems of Boolean Functions 100
 - of Nonsymmetric Matrices 109
- Irredundant Forms of Boolean Functions, Determination of 819
- Iteration Techniques, Programming 73
- Iterative:
 - Methods for:
 - Root Extraction 111
 - Solving Problems 33
 - Predictor Selection 201
 - Processes, Nonanalytical 252
- Japanese:
 - Computer Industry, Survey of the 844
 - Computers, Descriptions of Leading 693
- Judgments, Computer Probability 315
- Laddics 135
- Language,
 - International Algebraic 179, 319, 320
 - Machine—*See Machine Language*
- Language Processors, Identifiers in 452
- Languages,
 - Machine—*See Machine Language*
 - Natural—*See Translation, Mechanical*
 - Universal Computer—Oriented 64
- Laplace Transforms, Numerical Inversion of 985
- Laplace's Equation,
 - Boundary Contraction Solution of 826
 - Error Estimation in the Solution of 385
- Lead-Film Superconductive Elements, Relaxation Time in 858
- Learning:
 - in Conditional Probability Computers 602
 - Machines,
 - Heuristic Methods Used in 60
 - Improvement of 447
 - See also Machine Learning*
 - Process, Mechanical Simulation of 603
 - Scientific Information 126
- Learning, Simulation of Animal 264
- Least-Squares:
 - Checking of Crystallographic Computations 788
 - Curve Fitting,
 - Multidimensional 676
 - Total Error in 1133
 - Curve Fitting to the Logistic Curve 389
 - to Lens Design, Application of 459
 - Method, Use of the 206
 - Polynomial Curve Fitting 820
 - Smoothing, Linear 118
 - Techniques in Curve Fitting 107
- LEM-1 Computer, Description of the 597
- LEPRECHAUN Solid-State Computer 734
- Letter-Sorting Machine, Code Translator for 1052
- Library, Program 334
- Light-Pen Linkage for Cathode-Ray Display Tubes 727
- Limiters for Generating Nonlinear Functions, Precision 731
- Linear:
 - Dynamic Systems, Complex-Curve Fitting for 520
 - Equations, Solution of 248
 - Programming,
 - Formulation of 256
 - Logical Design of Electrical Networks Using 1140
 - Simplex Method for 536
- Programming:
 - to Business Management, Application of 187
 - to Data Reduction, Application of 839
 - to Economic Planning in the Petroleum Industry, Application of 780
 - to Job-Shop Scheduling, Application of 1141
 - Solution of Simultaneous Equations by Modified Simplex Method 1139
 - Vector Transformation of Linear Constraints 680
 - See also Dynamic Programming*
- System Approximation by a Differential Analyzer 483
- Linguistic Analysis 255
- Linguistics, Theoretical—*See Translation, Machine*
- List Manipulation 323
- List-Processing Language based on FORTRAN 924
- Literature:
 - Abstracting 48, 940
 - Searching, Role of Large Memories in 3
- Load-Sharing:
 - Matrix Switch 280
 - Selective Excitation, Principle of 35
- Logarithm—Taking Using Exponential Discharges 736
- Logic,
 - Back-Transient Diode 1003
 - Design of Pattern Recognition 1098
 - Direct-Coupled Transistor 9, 408, 556, 1006, 1009
 - Magnetic Analogs of Relay Contact Networks for 1027
 - Magnetic Film Parametrons for Computer 860
 - Magnetic ROD 566
 - Matrix Synthesis of High-Speed 374
 - Relation to Machines of 1112
 - Techniques for Microwave 999
 - Transistor Module for High-Frequency 1010
 - Use of Thin Films for 568
- Logic:
 - Circuits,
 - Autosynchronous 546
 - Comparison of Magnetic Amplifier and Transistor 1017
 - Cryotron 861
 - Design of:
 - Diode-Transistor 1005
 - Semiconductor 1006
 - Transistor-Resistor 554
 - Diode 1001
 - Direct-Coupled Unipolar Transistor 408
 - Magnetic Core 416
 - Microwave 415, 558, 559
 - Nanosecond 557
 - Photoelectronic 413
 - Propagation Delay in Transistor-Resistor 553
 - Relay 373
 - Resistor-Transistor 281
 - Transformer-Coupled Transistor 27
 - Transistor 1011
 - Transistor-Diode 1012
 - Transistor Direct-Coupled 9
 - Transistor-Magnetic Core 25, 278
 - Using Esaki Diodes, High-Speed 100
 - See also Switching Circuits*
- Devices,
 - Ferrite Film 1020
 - Laddics 135
 - Rods 134
 - Use of Multipurpose 1008
- for Digital Servo Systems 164
- Elements,
 - Deposited Magnetic Films as 1031
 - Efficiency of 242
 - Microwave 1000
 - Multi-Aperture Magnetic 136, 501, 1028
 - Use of Bilateral Nonlinear 543
- of Fixed and Growing Automata 1067
- Functions by Magnetic Core Matrices 4
- Functions, Realization of 278
- Machines, Integrated Magnetic Circuits for 865
- of Machines: Theory of Asynchronous 1123
- Matrices and Truth Functions 506
- Nets, Optoelectronic 699
- Networks, Majority-Element 973
- Relations for Sequential Networks, State 661
- in Switching Networks, Dual-Polarity Systems,
 - Transistorized Fast Pulse 555
 - Using Unipolar Transistors 408
- Using Ferroresonance, Circuit 866
- Logical:
 - Block Diagnosis, Control System for 91
 - Construction of a Switching System Simulation of the 343
- Design:
 - of Computers,
 - Basic Principles of the 127
 - Complexity Requirements for the 1
 - of Digital Computers 127, 129, 131, 132, 261, 262, 263
 - of Electrical Networks Using Linear Programming 1140
 - of Machines: Bibliography 121
 - Microprogramming 734
 - of Spatial Computers 1
 - Independence, Conditions for 1113
 - Machine Design, Bibliography of 685
 - Statements, Computer Program for Minimal Form of 937

- Systems by Dynamic Programming,
Synthesis of 681
- gistic Curve,
Least-Squares Fit to the 389
- op- and Node-Analysis 84
- ss Formulas, Electrical 215
- w:
Flux-Density Material for High-Speed
Memory Elements 1029
- Frequency Polarization, Computer De-
termination of 462
- Temperature:
Components: Cryosars 411
Storage Elements 700
See also Cryogenic, etc.
- trification, Study of Gas Film 464
- achine:
Allocation, Monte Carlo Simulation of 614
Language in Digital Computer Design 263
Languages and Universal Compiling 63
Learning,
Formalization of 757
Heuristic Techniques for 449
Illustration with Checkers 448
Improving 447
Penny Matching Machines 758
- Logic:
Theory of Asynchronous Circuits 112
See also Logic
- Manipulation of Formal Systems 369
- Organizations, Comparison of 586
- Shorthand, Automatic Transcription o.
1099
- Tools, Control of 641, 896
- achine-Made Indexes for Technical Liter-
ature 79
- achines,
Bibliography on the Design of Logical 121
with Logic and Set Theory, Connections
of 1112
- acro-Instructions,
Definition of 760
Storage of 744
- agnacard System 570
- agnetic:
Amplifier:
Circuits, Analysis of 1017
Multipliers 146
- Amplifiers,
Analog Computer Design of 961
Binary-to-Analog Converters using 887
Figure of Merit of Carrier-Excited 29
- Analogs of Relay Contact Logic Networks
1027
- Anisotropy in:
Single-Crystal Thin Films 853
Thin Ni-Fe Films 854
- Circuitry for Sequential Operations 865
- Circuits and Materials, Bibliography of
537
- Core:
Adders 142
Binary Counter, Transistor 145
Buffers, Transistor-Driven 576
Circuits, Principles of 1026
Function Matrices 550
Logic for Card-to-Tape Converter 416
Matrices for Logical Functions 417
Memories,
Coincident Current 572
Design of 32,000-Word 878
Diode-Steered 876
Driving Systems for 35
Fast Read-Out 293
High-Speed Transistorized 877
- Simultaneous Access 1045
Transistor-Driven 295, 1047
- Pulse-Switching Circuits 31
- Shift Registers 711
- Transistor Circuits 25
- Cores,
Current Steering by 704
Development of High-Speed 1030
Nondestructive Readout of Metallic
Tape 880
Partial Switching of 1022
Production of 269
Residual States of 270
Storage of Binary Information in 1046
Switching Characteristics of 14
Devices, Recent Advances in 267
Disk Random-Access Storage 725
- Drum:
Memories,
High Storage Density 150
Track Switching for 16, 151
- Storage, 882
Analog Computer 884
High-Density 724
Mercury Computer 723
Optimum Design of 722
for Subminiature Computers, High-
Speed 1044
Synchronous System for EDVAC 881
Time-Compression Techniques for
421
Track Selection for 883
Time-Compression Recorder 421
- Elements:
Multiaperture 135, 136, 137, 149
RODS 134, 273
Survey 267
- Field Attenuation of Thin Superconduct-
ing Films 852
- Fields of Square-Loop Thin Films 857
- Film:
File Storage 718
Logic and Storage Devices 1020
Memories, Thin 291, 420
Memory Arrays, Thin 290
Parametrons,
High-Frequency 860
Operation of 1033
Storage 419, 420
- Films,
Domain Walls in Thin 851
High-Speed Cylindrical 717
Magnetization Analysis of 409
Nanosecond Switching in 859
Nondestructive Readout from Thin 290
Research on 138
Use of Evaporated 568
- Films:
as Logic Elements, Deposited 104, 1031
as Memory Elements, Electrodeposited
1034
- Layers as High-Speed Storage Elements,
Use of 1032
- Logic Elements, Multiaperture 1028
- Materials, Elastic Switching Properties of
1025, 1026
- Materials for High-Speed Storage, Low
Flux Density 1029
- Matrix:
Memory Units 138
Switch for Coincident Current Memory
879
- Memories, Wiring of Multiple Coincidence
721
- Phase Transition of Superconducting
Films 856
- Recording:
Systems 297
Techniques, High-Density 1043
- Recording, Saturation-Type 422
- Selectors for Memory Matrices 1051
- Shift-Register Elements 712
- Storage,
High-Speed Square-Loop Ferrite 720
Standard Terms for 400
- Storage Elements: Twistors 863
- Stray Fields in Thin Ni-Fe Films 851
- Tape:
Converters, Paper Tape to 43
Input-Output Units 154
Storage, Factors Influencing 715
Systems, Methods of Parity Checking
for 695
Transfer Rates 161
Units, Ferranti-Pegasus and National-
Elliott 405, 716
- Magnetics for Computers, Survey of 268
- Magnetization, Analysis of Thin Film 409
- Mail Sorting, Electronic Directory for 615
- Maintenance, Economics of Preventive 755
- Majority:
-Element Logic Networks 973
Logic: New Concept in Computing 370
- Management:
and Control 187
Simulation by Computer 335
Tools, Computers as 258
- Man-Computer Cooperation for Formula-
tive Thinking 845
- Manual Control Systems 312
- Manufacturing-Process Control 47
- Matching, Criterion for Balance in File 49
- Mathematical:
Applications of Computers—*See* Com-
puter Applications
- Models:
for Process Control 1094
for Sequential Machines 495
- Problems, Computer Solution of:
See Algebraic Equations, Differential
Equations, Matrix (Matrices), Sta-
tistical
- Mathematics:
Application of Sampling Theory 219
of Computers—*See*:
Algebra, Arithmetic, Base Conversion,
Binary, Boolean, Coding, Contin-
uous Problems, Error, Formal
Systems, Graphs, Indexing, Infor-
mation Theory, Linear Program-
ming, Logic, Matrix, Maze, Mini-
mal State Machines, Minimization,
Monte Carlo, Multiparameter
Computations, Multiplications,
Nets, Network, Numbers, Num-
erical Analysis, Periodic Func-
tions, Point Generation, Prob-
ability Theory, Proof Theory,
Random Numbers, Relay Circuits,
Sampled Systems, Sequential, Set
Theory, Switching, Symbolic Logic,
Truth Tables
- Mathieu Functions, Values of the Modified
932
- Math-Matic Programming System 66
- Matrices,
Calculation of:
Eigenvectors of 104
Roots of 101
Consistency of Precedence 377
Diagonalization of Normal 381
Eigenvectors of Codiagonal 675

- III-Conditioning and Eigenvalue Computation of 513
 Inversion of 109, 673
 Transposition of 110, 380
 Tridiagonalization of 105
- Matrix:
 Algebra to Sequential Circuits, Application of 968
 Compiler for IBM-709 608
 Computations 7, 201, 239
 Logic for Symmetric Switching Functions 970
 Methods:
 for Simultaneous Logical Equations 969
 in Switching Theory, Use of 1118
 Operations, Text Matrices for 674
 Programming of Analog Computers 229
 Reduction to Almost Triangular Form 512
 Solution of Large Sets of Simultaneous Equations 823
 Storage, Simultaneous-Access 1045
 Switches, Load-Sharing 35, 280
 Switching in Transistor-Adders 13
 Synthesis of High-Speed Logic 374
 Theory of Operation 182
- MAUDE, Morse Automatic Decoder 305
- Maze, Shortest Path through a 1111
- Measure Function: Definition of Logical Goal-Seeking Procedures 317
- Mechanical:
 Selection of Decision-Making Information 772
 Simulation of Habit-Forming and Learning 603
 Speech Recognizer, Design of a 353
 Translation—*See* Translation, Mechanical
- Mechanization of Thought Processes 314
- Memories,
 for Analog Computers, Potentialscope 33
 Applications of Magnetics to 268
 Barium Titanate 15
 Barrier Grid Storage for Random Access 37
 Barrier Grid Tube 289
 Coincident Circuit 572
 Diode Random-Access 1001
 Driving Systems for Core 35
 Ferrite:
 Core 270
 Plate 34
 Flying Spot 36, 286, 287, 288
 High-Speed Ferrite 720
 High Storage Density Magnetic Drum 150
 Magnetic Selectors for Matrix 1051
 Nondestructive Sensing of Ferrite Core 292
 Photographic 164, 573
 PLO Random-Access 564
 Polarized Phosphor 548
 Potentialscope 33
 Readout of Magnetic Core 293
 Refrigeration for Superconductive 726
 in Scientific Communications, Role of Large 3
 Solution of Noise Problems in 1100
 Thin Film 290, 291, 419, 420
 Time-Compression Techniques for Magnetic Drum 421
 Track Switching for Drum 16, 151
 Transfluxor 1026
 Transistor-Driven Core 295
 Twistor 275
See also Storage, Magnetic Core, Magnetic Drum, etc.
- Memory:
 Access Time, Influence on Merging of 653
 Cores,
 Development of High-Speed 1030
 Inhibited Flux Operation of Three-Hole 294
 Low Flux-Density Materials for High-Speed 1029
 Production of 269
 Transistor Drivers for Fast Access 571
 Drivers, Pulse Transformer 1021
 Efficiency in Programs 346
 Elements,
 Electrodeposited 1034
 Multiaperture Ferrite 565
 Persistor 1036
 Plastic Neurons as 604
 Elements in Digital Switching Circuits, Use of 998
 Matrices,
 Ferroelectric 714
 Magnetic Elements for 267
 Planes, Miniature Ferrite 1048
 Systems, Transistorized Capacitor-Diode 152
 Units,
 Ferrite-Apertured Plate 137
 Magnetic Matrix 138
 Wheels, Analog Computer 153
- Mercury:
 Autocode, Matrix Manipulation in 765
 Computer: Magnetic Drum Storage 723
- Merging:
 Processes, Influence of Memory Access Time on 653
 Sorting Procedures, Sifting and 477
- Metallic-Tape Magnetic Cores, Nondestructive Readout of 880
- Microcircuitry 691
- Micro-Flowcharts, Construction of 647
- Microminiature:
 Circuitry for Space Guidance 547
 Printed Systems 549
- Microminiaturization of Space Vehicle Computers 900
- Micro-Programming 2
 Generalized Computer Using 261
- Micro-Programs, Storage of 744
- Microwave:
 Amplitude Modulation, Application to Computers of 557
 Circuits, Millimicrosecond Pulse Instrumentation for 1002
 Computers, Logical Design of 545
 Logic:
 Circuits 415, 558, 559
 Techniques 999
 Pulse Analysis by Fourier Methods 544
 Switching Elements 1000
 Techniques:
 for Computer Applications, Limitations of 694
 Parametric:
 Diodes for 563
 Subharmonic Oscillators 561
 Transmission-Line Techniques 1001
- Military Computer System, Description of 912
- Miniature Memory Planes for Extreme Environments 1048
- Minicard Scan Code Reader 910
- Minimal:
 Expressions of Boolean Functions, Absolute 368
 Forms of Logical Statements, Computer Program for 937
 Sequential Machines 671
- State:
 Machine, Reduction of Given Machine to 672
 Sequential Machines, Synthesis of 37920
- Minimization of:
 Boolean Functions as Sum of Products 972
 Components in Switching Circuits 95
 Nonsingular Boolean Trees 665
 Switching Functions 503
 Wire Length 640
- Minimum:
 -Distance Error-Correcting Codes, Design Methods for Maximum 837
 Tree Method of Computing Best Path 639
- Missile:
 Control Systems 53
 Data-Transmission Systems 748
 Free-Flight Motion 234
 Guidance Computers 52
 Homing Problems, Analog Computer 916
 Simulators 174, 230, 311
- MOBIDIC B, System Organization of 1010
- Mobile:
 General-Purpose Data-Processing System 1062
 Systems, Computers for 177
- Modular:
 Error-Checking for Adders 955
 Sequential Circuits, Linear 499
- Modulators, Optoelectronic 699
- Module for High-Frequency Logic, Transistor 1010
- Monostable Circuits Using Cold-Cathode Tubes 24
- Monte Carlo:
 Experiments 193
 Method:
 for Computing Neutron Transmission 211
 to the Lattice-Gas Model, Application of the 208
 Procedures, Application of Sequential Estimation to 93
 Simulation of a Production Planning Problem 614
- Techniques,
 for Boundary Value Problems 390
 Calculation of Order Parameters Binary Alloys by 785
 for the Determination of Gamma Ray Transmission 461
- Morse Code,
 Automatic Decoding of 305
 Computer Transcription of 473
 Distribution 394
- Moscow State University, Department Computer Mathematics at 1143
- Mosely Model 2 Recorder, Adaptation Punched Card Input for 918
- Multiaperture:
 Cores, Integrated Circuitry with 865
 Magnetic Devices 1027, 1028
- Multicomputer System, NSB Pilot 591
- Multidimensional Least-Squares Curve Fitting 676
- Multierior Correcting Codes for a Binary Asymmetric Channel 532
- Multifunctional Circuits in Functional Canonical Form 662
- Multigrid Modulator Analog Multipliers 710
- Multiparameter Computations, Reduction of Runs in 815

- multiple:
 - Computer: PILOT System 439
 - Integrals, Evaluation of 391
 - Output Networks, Synthesis of 1119, 1126
 - Rate Sampled-Data Systems, Z-Transform Method for 909
 - Shift Method for High-Speed Multiplication 872
 - Multiplexing to Analog Computation, Application of Time 265
- Multiplication:
 - Correction Schemata, Derivation of 364
 - in Digital Computers
 - Fast 7
 - Short Cut 8
 - Multiple Shift Method for High-Speed 872
 - Servos for 584
 - Survey of Analog 706
 - Using Exponential Discharges 736
- Multipplier:
 - Dividers, Transistorized 10
 - Using Amplitude Modulation at X Band 557
- Multipliers,
 - Analog Multigrid Modulator 709
 - Analog Time Division 708
 - Errors in Hall Effect 1041
 - Four-Quadrant 432, 585, 707
 - Hall Effect 147, 1040, 1041
 - Magnetic Amplifier 146
 - Semiconductor 148
- Multipole Sampled-Data Control Systems,
 - Synthesis Techniques for 908
- Multiprogramming:
 - on IBM STRETCH 761
 - on Process Control 794
 - Scheduling 1071
- Multipurpose Logical Devices, Use of 1008
- Multisequence Computer as a Communications Tool 1066
- Multivalued Switching Algebras to Digital Systems, Application of 975
- Multivariable Functions, Reduction of 239
- Multivariate Interpolation 249
- Multivibrators, Inductively-Controlled 551
- USASINO-1 Parametron Computers 599
- Musical Composition,
 - Application of Information Theory of 988
 - Computer Experiment with 793
- MAREC Computer for Solving Simultaneous Linear Equations, Programs for 930
- National-Elliott 802 Computer, Time-Sharing Scheme for the 794
- CR 304 Computer 456
- Cube, Relation of Gray Codes to Paths on the 991
- Negative Resistance:
 - for DC Analog Computers 433
- Diodes, Binary Adders Using 11
- erve:
 - Membrane Control and Simulation by Analog Computer 756
- Sets 316
- ets, Synthesis of Communication 1115
- etwork:
 - Analysis by Nodal Representation 341
 - Calculations 493
 - Functions, Digital Calculation of Electrical 215
 - Shortest Route Through a 1087
 - Switching Functions, Synthesis of 98, 977
 - Synthesis by Analog Computer 307
 - Topology for Electrical Circuits 638
- etworks,
 - Bilateral Switching 96
 - Evaluation of N th Best Paths in 639
 - Simulation of Electrical 84
 - See also Switching
 - Neurons as Memory Elements, Plastic 604
 - Newton's Method for Finding Roots of Equations, Modification of 108
 - NiCo Layers as High-Speed Storage Elements 1032
 - NiFe Films, Magnetic Anisotropy in 854
 - Nike Ajax Analog Computer 747
 - Nodal Representation of Complex Networks 341
 - Noise, Computation in the Presence of 107
 - Noise Problems in Computers, Solution of 1100
 - Nonbinary Error Correction Codes 994
 - Nondestructive:
 - Memory, Electrodeposited Elements for 1034
 - Readout of Metallic-Tape Cores 880
 - Nonlinear:
 - Curve Fitting 521
 - Resistors in Squares Generation, Use of 733
 - Switching Elements, Use of 543
 - NOR Circuits, Design of Diode-Transistor 1005
 - NORC High-Speed Printer 424
 - Normal Deviates, Methods for Generation of 457
 - n -Sphere, Generation of Uniformly Distributed Points on an 365, 366
 - Number System, Residue 508
 - Numbers Modulo Three, Residues of Binary 509
 - Numbers, Pseudo-Random—See Pseudo-Random Numbers
 - Numerical Analysis:
 - Analysis of Round-off Errors 253
 - Bibliography of 684
 - Block Overrelaxation 388
 - Characteristic Vibrations of a Square Clamped Plate 832
 - Complex:
 - Curve Fitting 520
 - Roots of Equations 980
 - Computation of:
 - Arcsin N 106
 - Eigenvalues 513
 - Eigenvectors 104
 - Exponential Functions 822, 984
 - Hyperbolic Functions 822
 - Roots of Matrices 101
 - Sin N , Cos N , and \sqrt{N} 382
 - Convergence Rates of Relaxation Procedures 825
 - Curve Fitting 107
 - Diagonalization of Normal Matrices 381
 - Dirichlet Problem 387, 826
 - Distribution of a Random Variable 510
 - "Downhill" Method for Analytic Functions 383
 - Economization of Rational Approximations 981
 - Error Analysis:
 - of Codiagonal Eigenvector Determination 675
 - in Floating Point Arithmetic 511
 - Error Bounds for Runge-Kutta Procedures 831
 - Error Estimation:
 - for Laplace's Equation 385
 - in Runge-Kutta Procedures 251
 - Errors:
 - in Floating Point Arithmetic 511
 - in Least Squares Curve Fitting 1133
 - Fourier Synthesis 45
 - Generation of Spherical Bessel Functions 518
 - Householder's Method for Eigenvalues 1135
 - Integral Equations 88
 - Inversion of Nonsymmetric Matrices 109
 - Least Squares: 107, 389
 - Curve Fitting 676
 - Machine Division 379
 - Matrices 105, 109, 110
 - Matrix:
 - Reduction 512
 - Transposition 380
 - Modification of Filon's Method of Integration 983
 - Monte Carlo Techniques for Boundary Value Problems 390
 - Multivariate Interpolation 249
 - Nonanalytical Iterative Processes 252
 - Nonlinear Curve Fitting 521
 - Numerical Inversion of Laplace Transforms 985
 - Padé Approximations 382
 - Piecewise Approximations 510
 - Poisson's Equation 102
 - Polynomial Curve Fitting 820
 - Quadrature:
 - Formulas 515
 - in Many Dimensions 391
 - Radiation Integrals 392
 - Root Extraction 111, 254
 - Roots of Matrices 101
 - Round-Off Errors 253
 - Runge-Kutta Integration Methods 103, 251
 - Secant:
 - Modification of Newton's Method 108
 - Solution of Nonlinear Equations 824
 - Series Evaluation of Elliptic Integrals 679
 - Simplification of Differential Equations 386
 - Smoothing and Prediction 118
 - Solution of:
 - Characteristic Value Problems 514
 - Control Differential Equations 828
 - Linear Equations 248
 - Ordinary Differential Equations 514, 516, 1083
 - Poisson's Difference Equation 102
 - Simultaneous Equations: 823
 - with Polynomial Coefficients 355
 - using Tape Storage 1103
 - Spectral Norms of Iterative Matrix Inversion Processes 673
 - Square Root:
 - Approximations 250
 - Computation 821
 - Extraction by Continued Squaring 1134
 - Square Roots of Complex Numbers 677
 - Stability of:
 - Differential Equation Solutions 384, 827
 - Integration Formulas 517
 - Partial Difference Equation Problems 982
 - Starting Method for Adams Predictor-Corrector Method 986
 - Tchebycheff Approximations 519, 678
 - Test Matrices for Routines 674
 - Transposition of Matrices 110
 - Tridiagonalization of Matrices 105
 - Truncation Errors in:
 - the Graeffe Root Squaring Method for Polynomials 830
 - Runge-Kutta Procedures 251
 - the Solution of Differential Equations 829

Numerical:

- Control of Machine Tools 218, 220
- Integration, Quadrature Formulas for 515

Octal Diagrams, Application to Computers of Ancient Chinese 687

OMNIFORM: General-Purpose Program 768

Operation for Network Analysis, New 493

Operational Amplifiers, Analysis of Transistor 1015

- Compensation Technique for Reduction of Performance Errors of 868

Errors of 1109

Function Generation Using 731, 732

Stability of 850

Transistor Current Amplifiers for 697

- Use of Silicon Diodes for Drift Correction in 867

Operational Analysis Problems Solved by Computer 771

Operations, Matrix Theory of 182

Operator-Control Loop Relation in Digital Computers 446

Operators, Calculations of Smoothing 118

Optical:

- Analog Computers, Theoretical Design of 588

- Data Processing and Filtering Systems 1060

Optics and Photography for Flying Spot Store 287

Optimization of Goal-Seeking Procedures 317

Optimum:

- Codes and Group Equivalence 529
- Coding for ERA 1103A Computer 953
- Operating Conditions, Solution by Analog Computer for 485
- Route through a Communications Network, Analog Computer for finding the 443

Optoelectronics, Solid-State Devices Using 699

ORACLE Curve Plotter 574

ORDVAC,

- Automatic Detection of Scaling Errors Using 1105
- Simplified Method of Coding for 454

Organization of:

- Computer Networks 309
- MOBIDIC B 1061

Orthogonal Filtering in Computation of Correlation and Spectral Functions, Use of 959

Orthonormal Approximation Functions by Differential Analyzer, Simulation of 483

Orthotronic Control 658

Oscillators,

- Blocking 552
- Cryogenic Relaxation 277
- Random Number Generation by Subharmonic 300

Output:

- Printers 160, 298
- Units—See Input-Output Units

Padé Approximations, Rational 382

Panel Wiring, Automation of 1102

Paper Tape to Magnetic Tape Converters 43

Parabolic Approximation Methods for Automatic Lens Design 933

Parallel Programming 645

Parameter Estimation for Nonlinear Models 521

Parametric Oscillators for Digital Computing, Use of 560, 561, 562, 563, 564

Parametron Digital Computer MUSASINO-1 599

Parametrons, 691

Magnetic Film 860, 1033

Principles and Applications of 560

Use of 844

Parity:

- Bit Checking in Magnetic Tape Systems 695

Checkers, Photoelectronic 413

Checking, Generalized 6

Patent Searching, Use of Computers for 799

Pattern Recognition 353, 602, 644

Acoustic 82

Analog Apparatus for 350

Automatic 39, 351, 800

Computers for 1

Input Devices for 163

- Optimization of Reference Signals for 1097

Speech 833

Theorem Proving by 967

Pattern Recognition:

Correction of Spelling Errors 947

Logic, Design of 1098

Machines: Perceptrons 919

by Vertical Scanning 944

See also Character Recognition

Perceptrons, 919

Computer Simulation of 946

Perceptual Systems, Computer Simulation of 945

Periodic Functions, Analysis of Binary Time Series in 492

Permselective Membranes, Switching Elements from 1037

Persistor Superconducting Memory Element 1036

Personnel Consultation 399

Personnel, PGEC Data on Computer 397

Perturbation Technique for Analog Computers 486

Phase Representation of Digital Information 370

Phosphors, Data Storage and Display with Polarized 548

Photochromic Compounds, Switching Elements from 1037

Photoelectronic Circuit Logic 413

See also Optoelectronics

Photographic:

Flying Spot Storage 573

Memories 164

Photographs, Automatic Digital Recording and Translating on 38

Photography and Optics in a Flying Spot Store 287

Photomagnetic Storage for Data Processing 743

Picture Coding, Computer Simulation Chain for Research on 163

Piecewise Approximations to Reliability and Statistical Design 510

Pilot:

Data Processor 439

NBS Multicomputer System 591

Plastic Neurons as Memory Elements 604

Plotters—See Curve Plotters, Graph Plotters

Plugboard Connection, Keyboard Automation of 1055

Point Generation on *N*-Dimensional Spheres, Uniform 365, 366

Poisson's:

Difference Equation, Solution of 102

Equation by Resistance Network Analysis, Representation of 266

Polarized Phosphors for Data Storage and Display 548

Polynomial Approximation in the Chebyshev Sense 519

Polynomials:

- using Analog Computers, Conformal Mapping of 87

in Boolean Algebra, Symmetric 1117

by Differential Analyzer, Location of Roots of 484

Root Location by Graeffe Method 830

Polynomials, Graphs of 957

Potentialscope Memories for Analog Computers 33

Potentiometer:

- Function Generators, Quadratic Interpolation in Tapped 285

- Loading, Corrections in Analog Computers for 1038

Potentiometers as Function Generators, Use of Resistance 19

Power:

- Series Approximations 382, 678

Supplies, Transistor 26

Precedence Matrices, Consistency of 377

Predicate Calculus, Mechanical Proof Procedure for 974

Prediction Operators, Calculations of 118

Predictor,

- Corrector Methods for Solving Differential Equations 202

Intercorrelations, Processing Matrices 201

Prime Number Coding for Information Retrieval 1095

Printed Circuits, Microminiature 549

Printer to IBM 704, Conversion of University 160

Printers, High-Speed 298, 424

Probabilistic Transducers, Circle Network of 425

Probability:

- Computers, Conditional 264

Learning in 602

Generators 581

Judgments by Computer 315

Theory, Switching Circuits as Topological Models in 92

Problem:

- Orientated Languages and Universal Compiling 63

- Solving Machines, Intelligent Behavior in 60

- Solving Techniques for Computers 449

Process:

Control,

- Application of Computers to 173, 213, 349

Mathematical Models for 1094

Time-Sharing Computers for 794

Use of Digital Computers in 911

Control:

- Inspection Procedures 219

Inventory Control 471

in a Light Engineering Factory 781

Machine Tools 218, 220, 641

Quality Control 470

Radio Telescope Motion 56

Spectroanalysis 54

Spectrometry 55

Industries, Computer Control in 540

Production:

- Control, Computer Simulation of 781

- Planning, Monte Carlo Simulation of 6

- Scheduling on a Computer 349
 Program:
 for Automatic Failure Recovery in Data Processing Systems 228
 Control Systems, Interpolator for 895, 896
 for Digital Simulation of an Analog Computer 226
 Library 334
 Optimization, Symbolic Address System for 925
 Testing—*See* Error, Test
 Programmers, Selection and Training of 840
 Programming,
 Application to Logical Synthesis of Dynamic 681
 External Identifiers for 452
 Memory Efficiency in 346
 Micro- 2, 744
 Parallel 645
 Simplified Method for Ordvac 454
 Sort-Merge 331
 Programming:
 Arithmetic Operations 62
 Assembler-Compiler for TRANSAC S-2000 749
 Combinatorial Problems 469
 Communication with Machines 64
 Digital Computers by Junior High School Students 120
 Language, International Algebraic 179
 Language for Mechanical Translation 183
 and Modification of the SHARE 709 System 330
 for Rational Fractions 240
 Schemes,
 Equivalence and Transformation of 90
 Matrix 182
 Services 402
 Systems,
 Autocode 65
 Checklist for 333
 Math-Matic 66
 Techniques:
 Automation of Panel Wiring 1102
 Binary Conversion of a Decimal Fraction 480
 Construction of Micro-Flowcharts 647
 Digital Simulation of Analog Computer Operation 226
 for Engineering Applications 481
 Execute Operation for Instruction Sequencing 952
 Expansion of Punched Card Code 646
 Extended Address Calculation Method 474
 File Updating 478
 Minimum Answer Time Method 481
 Optimum Coding 953
 Optimum Use of Storage in Machine Translation 476
 Parallel Programming 645
 Pseudo-Random Number Generation 804, 805, 806
 Representation of Switching Circuits by Binary-Decision Programs 475
 Searching Times in Storage Systems 807
 for Small Computers 922
 Solution of:
 Noise Problems in Memories 1100
 Simultaneous Equations:
 with Polynomial Coefficients 355
 using Tape Storage 1103
 Sorting:
 Merging Processes 653
 by Radix Exchange 354
 Storing Labeled Data 356
 Systematic:
 Scaling for Digital Differential Analyzers 954
 Word Abbreviation 1101
 Test of Random Number Generation 648
 Unnormalized Floating Point Arithmetic 479
 Techniques, Use of Automatic 766
 Terminology, Glossary of 122
 and Universal Compiling 63, 180
See also Automatic Programming, Auto-codes, Linear Programming
 Programs,
 Computer—*See also* Computer Applications
 General-Purpose 768
 Heat Transfer 1086
 Interpretative 185
 Preparation of Real-Time 607
 Programs for:
 Chess Playing 83
 Computation of Satellite Orbits 75, 76
 Computing Arcsin N , $0 < N < 1$ 106
 Iteration Techniques 73
 Mechanical Translation 81
 Pronoun and Prepositional Ambiguities in German-English Machine Translation 524
 Proof:
 Procedure for Predicate Calculus, Mechanical 974
 Theory: Theorem-Proving by Computers 816
 Propagation Delay in Transistor-Resistor Circuits 553
 Proportional Parts Method for Pattern Recognition 944
 Propositional Calculus, Special-Purpose Computer for 752
 Pseudo-Random Numbers,
 Generation of 91, 804, 805, 806
 Russian Work with "Strela" on 94
 Serial Correlation Coefficients for 814
 Pulse:
 Circuits, Transistor 27, 869
 Generators, Transistor 30, 1016
 Generators Using Cold-Cathode Tubes 24
 Instrumentation for Microwave Circuits 1002
 Logic, Fast Transistorized 555
 Switching Circuits, Magnetic Core 31
 Transformer Memory Driver, Specifications of 1021
 Transmission, Analysis of μsec 544
 Punched:
 Card Code, Proposed Generalization of 646
 Card Recorder 159
 Cards, Sensing System for 299
 Punctuation Pattern 223
 Quadratic Interpolation in Tapped-Potentiometers 285
 Quadrature:
 Formulas in Composite Rules 515
 in Many Dimensions 391
 Quality Control, Use of Computers in 47, 219, 470
 Quantities of Information, Inequalities Satisfied by 526
 Queue Network Simulation 777
 Queueing Theory to Computer Networks, Application of 309
 Radar:
 Blip Samples, Library of 178
 Data Transmission System 748
 Information, Digital Correlator for Processing 1054
 System Simulation by Analog Computer 488
 Systems, Digitalized Display Converter for 888
 Radiation Integrals, Computation of 392
 Radiative Effects of Microwaves, Disadvantages for Computers of 694
 Radix:
 Comparison, Binary-Decimal 746
 Exchange for Internal Sorting 354
 Random:
 Access Memories,
 Addressing 807
 Barrier Grid Storage for 37
 Diode-Capacitor 1049
 Expandable 875
 Magnetic Disk 725
 Magnetic Film 420
 Transistorized Capacitor-Diode 152
 Access Memories for Information Retrieval 795
 Digits, Generation and Testing of 237
 Errors, Binary Codes for 533
 Number:
 Generation by Subharmonic Oscillators 300
 Generator, Experimental Testing of an Additive 648
 Numbers,
 Generation of Pseudo- 91, 804, 805, 806
 Russian Work with "Strela" on Pseudo- 94
 Serial Correlation Coefficient for Pseudo- 814
 Transmission, Functional Equations in 527
 Rating Scales, Computer Scoring of 468
 Rational:
 Approximations to Functions, Economization of 981
 Fractions, Programming for 240
 RCA 501 Computer System, Design of the 592
 Readers, Cathode Ray Tube Display 727
 Readout:
 Circuits, Glow Counting Tube 569
 of Magnetic Core Memories 293
 of Memory Cores, Non-Destructive 1046
 of Metallic-Tape Cores, Non-Destructive 880
 Real-Time:
 Data:
 Assimilation 444
 Transmission Systems 748
 Programs, Preparation and Debugging of 607
 Recognition, Pattern—*See* Pattern Recognition
 Recorders for Wind-Tunnel Data, Digital 159
 Recording:
 Systems, Magnetic 297
 Techniques, High Density Magnetic 1043
 Recording, Saturation-Type Magnetic 422
 Recovery from Failure in Data Processing Systems, Automatic 228
 Recruitment and Training of Programmers 840
 Recurrent Binary Codes 534

Recursive:

- Functions of Symbolic Expressions 939
- Subscripting Compilers 323

Reduction of:

- Continuous Problems to Discrete Form 657
- Runs in Multiparameter Computations 815
- Superfluous States in a Sequential Machine 372

Redundant Machines for Reliability, Use of 435

Reference Signals for Pattern Recognition, Optimization of 1097

Refinement of Crystal Structure 206

Reflected Binary Code for Arithmetic Operations, Modification of 965

Refrigeration for Superconductive Memories 726

Regular Expressions for Automata 1068

Relaxation:

- Oscillators Using Cold-Cathode Tubes 24
- Procedures, Convergence Rates of 825
- Techniques for Partial Differential Equations 388
- Times in Superconductive Storage Elements 858

Relay:

- Circuits, Improvement of Reliability of 373

Contact Networks, Magnetic Analogs of 1027

Networks, Survey of Research in the USSR on 1128

Switching Circuits, Synthesis of 1119

Reliability:

- of the ATHENA Computer 601
- Checking by Test Packaging 1107
- of Computation in the Presence of Noise 117
- Improvement by Redundant Machines 435

of a Physical System 434

Rates for a Transistor Computer 304

of Relay Circuits 373

and Statistical Design, Piecewise Approximations to 510

Residual States of Ferrite Cores 270

Residue:

- Class:
 - Arithmetic for Error Detection 660
 - Error Checking 955
 - Number System in a Serial Decimal Adder, Use of 871
 - Number System 508

Residues of Binary Numbers Modulo Three 509

Resistance Network:

- Analogs, Design of 266
- Solutions of Differential Equations 359
- Resistive Networks for Electron Trajectory Tracing 898

Resistivity of Superconducting Tin Films, Low Residual 855

Restoring Organs in Redundant Automata 450

Retrieval of Information—See Information Retrieval

Review of Computer Developments 123

Reviews: Uses of Computers in the Soviet Union 997

Ripple-Type Time Delay Networks Using Elliptic Function 870

RODS, Magnetic Storage 134, 273

RODS as Switching Devices 566

Root Extraction, Iterative Method for 111

Root Extraction by Repeated Subtractions 254

Roots of:

- Equations,
 - Computation of Complex 980
 - Extraction of 254, 484
 - Modification of Newton's Method for Finding 108
- Matrices, Calculation of 101

Rotating-Disk Function Generations 431

Round-Off Errors 253

Routines for:

- Computers, Input 61
- Simulating Analog Operations, Digital 226

RUNCIBLE I Compiler for IBM-650 770

Runge-Kutta:

- Methods for Integrating Differential Equations 103

Procedures,

- Error Bounds for 831
- Error Estimation in 251

Russia, Review of Computer Investigations in 997

Russian,

- Mechanical Translation of 801
- Order of Subject and Object in Scientific 949

Russian:

- Computer Technology, State of 996
- Computers, Description of 541, 597
- Education in Computer Mathematics 1143
- for Machine Translation, Syntactical Analysis of 525
- Sentence Analysis, Soviet Development of 525
- Visit to U. S. Computers 995
- Work in Mechanical Translation, Survey of 950, 951

SAGE:

- System, Logical Description of a Computer for the 741
- Tracking, Simulation of 311

SAGE, Data Processing Computer System for 912

SAINT, Semiautomatic Analog INTERcept Computer 361

Salary Survey, PGEC 397

Sampled-Data:

- Control Systems, Synthesis Techniques for Multipole 908
- Processor for Oceanography 914
- Systems, 172
- Digital Analog Controller for 906
- Multiple-Rate 909

Sampled Systems, Application of Wiener Filter Theory to 813

Sampling Parametric Analog Computer 736

Sampling, Use of Computers in 219

Saturation-Type Magnetic Recording 422

Sawtooth Function Generator 892

Scaling:

- Circuits with Four-Phase Outputs 22
- Errors in Digital Computers, Automatic Detection of 1105
- Stage, Silicon Transistorized 1053
- Techniques for Digital Differential Analyzers 954

Scanners, Complex Plane 170

SCAT Instructions, Generation of 1075

Scheduling for Multiprogramming, Automatic 1071

Scientific:

- Communication 125
- Communications, Role of Large Memories in 3
- Information, Learning and Retrieving 126

Searching, Chemical Structure 221

Self-Organizing Systems, Optimization 317

Semiconductor:

- Logic Circuits, Design Methods for 1
- Multippliers 148
- Parameters, Analog Measurement of 4
- See also Diodes, Transistors

Semiconductors, Simulation of Electronic Kinetics in 901

Sensing System for Punched Cards 299

Sequential:

- Circuits,
 - Design of 1124
 - Linear Modular 499
 - Use of Matrix Algebra for 968
- Coding Networks, Linear Multivalued 501

Estimation to Simulation and Monte Carlo Procedures, Application of Formula Translation 923

Functions, Minimization of Numbers States in 663

Logic Machines, Integrated Magnetic Circuits for 865

Machines,

- Analysis of 241, 670
- Mathematical Models for 495
- Minimal 671

Reduction to a Known State of 838

Reduction of Superfluous States in 3

Synthesis of:

- Finite 921
- Minimal State 371, 920
- Transition Matrices of 496

Networks,

- Autonomous Linear 500
- Computer Simulation of 938
- State-Logic Relations for 661

Switching Circuits, Asynchronous 498

Classification of 1116

Number of Internal Variable Assignments for 976

Serial:

- Arithmetic Elements 7
- Memory Transfers, Optical Organization of 1073

Scan Code Reader for Minicards 910

Series-Parallel Network Switching Functions, Synthesis of 977

Servo Systems, Logic for Digital 164

Servomechanisms for Analog Multiplication and Function Generation, Use of 584

Servos for Analog Computing 282

Set Theory to Machines, Relation of 11

709 Computer, SHARE System 325

Shaft-Digital Converters, Commutators for 42

SHARE 709 System,

Development of 325

Input-Output:

- Buffering for 327
- Translation for 328
- Programming and Modification for 330
- Squeeze Encoding for 326
- Supervisory Control for 329

Shift:

- Register:
 - Code for Indexing 669

- Counters, Analysis of 5
 Elements, Magnetic 712
 Transistor Using Integrated Circuitry 889
- Registers,
 Cryotron 1035
 Double-Gate 12
 Electro-Optical 418
 Ferroelectric 713
 One Core Per Bit 711
 Photoelectronic 413
 Transfluxor 149
 Twistor 284
- Registers with Logic Feedback 848
- Shorthand, Automatic Transcription of Machine 1099
- Siemens 2002 Computer, Description of 595
 Shifting and Merging Sorting Procedures 477
- Signal Discrimination Systems, Role of Signal Structure in 1097
- Signaling Alphabets, Binary 992
- Significant Digit:
 Arithmetic 238
- Checking in Floating-Point Arithmetic 964
- Simplex Method for:
 Linear Programming 536
 Solution of Simultaneous Equations 1139
- Simulation,
 Analog-Digital Computer for 428
 Weapon Evaluation by Computer 77
- Simulation of:
 Active Air Defense Systems on Digital Computers 78
 Active Bioelectric Membranes 756
 Air Battle 310
 Algebraic Equations 957
 Analog Computers, Digital 227
 Bomber Interception 1092
 Computers by:
 a Generalized Computer 261
 Other Computers 263
 Cosmic Ray Showers 903
 Electrical Networks, Analog 84
 Electron Kinetics in Semiconductors 901
 Electronic Signal Processing Methods 163
 Engineering Problems 1090
 Guided Missile Systems, Data Link for Analog-Digital 1058
 Guided Missiles 174
 Helicopter Flights 344
 Human Circulatory System 811
 Human Tracking Problems 217
 Logic Structure of a Switching System 343
 Radar Systems, Blip Samples for 178
 SAGE Tracking and BOMARC Guidance 311
 Speech 225
 Speech Recognition Systems 803
 Transistor Switching Circuits 629
 Yawing Motion of Missiles 230
See also Analog Computer Applications, Simulation, and Computer Applications, Simulation
- Simulation:
 Procedures, Application of Sequential Estimation to 93
 Systems, Real-Time 897
- Simulator Compiler: SIMCOM 1075
- Simultaneous:
 Access Matrix Storage 1045
 Binary Addition 13
 Equations, Modified Simplex Method for Solution of 1139
- Linear Equations:
 by Gaussian Elimination, Solution of 930
 using a Magnetic Tape Store, Solution of 1103
 with Polynomial Coefficients, Solution of 355
- Logical Equations, Matrix Methods for 969
- Nonlinear Equations, Secant Solution of 824
- Ordinary Differential Equations, Solution of 1083
- Single-Address Machines with Triple-Address Machines, Comparison of 745
- Single-Crystal Thin Films, Magnetic Anisotropy in 853
- Slack Variables in Linear Programming, Use of 536
- Smoothing Operators, Calculation of 118
- SODA, A Translation System for the DEUCE Computer 609
- Solder for Cryogenic Circuits 702
- Solid-State:
 Computers:
 LEPRECHAUN 734
 Univac 438
 Electroluminescent Devices 699
 Microwave Computers 1001
 Technology, Application to Airborne Computers of 742
- Sort-Merge Programming 331
- Sorting,
 Amphisbaenic 652
 Computer Data 356
 Procedure for High-Speed Internal 943
- Sorting:
 by Address Calculation 651
 Methods, Synopsis of 650
 Procedures,
 Comparison of 649
 Large Internal Memory 477
 Procedures to Any Radix 652
 by Radix Exchange 354
 on Univac II, 331
- Space:
 Card Function Generator 583
 Guidance Computers, Microminiaturization for 547
 Vehicle Computers, Microminiaturization of 900
- Spain, Switching Research in 1145
- Spatial Problems, Computers for Solving 1
- Special-Purpose Computers:
 Air Traffic Control 437, 441
 Astronomic Surveys 442
 Communication Network Analysis 443
 Complex Plane Scanners 170
 Conditional Probability 264
 Directivity Characteristics of Aerial Arrays 904
 Estimation of Fire Endurance 308
 Field Problems 587
 Flight Training 600
 Fourier Synthesis 45
 Frequency-Period-Analog 1046
 Inertial Navigation 171
 Integral Transformations 128
 Locomotive Performance 902
 Logical Computers 752
 Magnetic Resonance Data Reduction 739
 Morse Code Recognition 305
 Nerve Membrane Control and Simulation 756
 Network Synthesizers 307
 Quality Control 47
- Radio Direction Finders 46
 RCA-501 592
- Respiratory Carbon Dioxide Response Curves 737
- Simulation of:
 Chemical Reactions 740
 Cosmic Rays 903
 Electron Kinetics in Semiconductors 901
 Physical Systems 428
- Solution of:
 Engineering Problems by Successive Approximations 128
 Integral Formulations 128
 Spatial Problems 1
 Trigonometric 582, 594
- Spectral:
 Analysis, Vowel Recognition by Computer 803
 Functions, Computation by Orthogonal Filtering of 959
 Norms of Matrix Inversion Processes 673
- Speech:
 Recognition:
 and Synthesis, Design of Machines for 833
 Use of Computers in 803
 Vowel Recognition by Computer Spectral Analysis 803
 Recognition, Design of Device for 353
 Simulation 225
- Spelling Errors, Correction of 947
- Spherical Bessel Functions, Generation of 518
- SPUD, Stored-Program Demonstration Computer 753
- Square Root:
 Approximations 250
 Computation 821, 1134
- Square Roots of Complex Numbers 677
- Squares Generation with Nonlinear Resistors 733
- Squeeze Encoding 326
- Stability of:
 Integration Formulas 517
 Linear Algebraic Equation Solvers 850
 Partial Difference Equation Problems, Condition for 982
 Solution of Differential Equations 384, 827
- Stability Problems, Computer Solution of Transient 630
- Stabilization of Computer Circuits 358
- Staircase Generators Using Cold-Cathode Tubes 24
- Standards, Static Magnetic Storage 400
- STANISLAUS, Special-Purpose Computer for Propositional Calculus 752
- State Graphs for Automata 1068
- Statistical:
 Computation of Polymer Dimensions 347
 Correlation Technique for Medical Diagnosis 1080
 Design and Reliability, Piecewise Approximations to 510
 Programs for the IBM-650 637
 Variables,
 Application to Battlefield Simulation of Past 791
 Computation of Exponentially Mapped 931
- Statistics in Mechanical Translation, Use of 523
- Stenotype Translation by Machine 1099
- Stochastic Model for Computer Uptime, Double Exponential 1104

- Storage,
 Addressing for Random-Access 807
 Cryotron 1035
 Cylindrical Magnetic Film 717
 Design of:
 Large Electrostatic 873
 32,000 Word Magnetic Core 878
 Diode-Capacitor 874
 Diode-Steered Magnetic Core 876
 Expandable Random Access 875
 Factors Influencing the Use of Magnetic Tape 715
 Ferrite Core 877
 Ferroelectric Coincident Voltage 885
 Flying-Spot 36, 286, 287, 288
 Magnetic:
 Disk Random Access 725
 Drum 722, 723, 724, 882
 Film File 718
 Matrix Switch for Coincident Current 879
 Microminiature 900
 Nondestructive Readout of Metallic Tape 880
 Photomagnetic 743
 Random-Access Diode-Capacitor 1049
 Synchronous Magnetic Drum 881
 Time Compression Techniques for Magnetic Drum 421
 Track Selection for Magnetic Drum 883
 Transistor:
 Circuits for 1018
 Driven Magnetic Core 1047
 Use of:
 Impulse Switching in Ferrite 719
 Thin Films for 568
 Woven Cryotron 1050
- Storage:
 for Analog Computers, Magnetic Drum 884
 Assignment, Automatic 1070
 of Binary Information in Ferrite Cores 1046
 Circuits, Transistor 1011
 Cores, Wiring of Multiple Coincidence 721
 Devices, Ferrite Film 1020
 Elements,
 Crowe Cell 700
 Cryosar 411
 Ferreed 698
 Ferroelectric 139
 Lead Film Superconductive 858
 Low Temperature 700
 NiCo Layers as High-Speed 1032
 ROD 134, 273
 Transpolarizer 412
 Twistor 863
 Twistor and Bit Wire 864
 in Mechanical Translation, Optimum Use of 476
 of Microprograms 744
 with Polarized Phosphors, Data 548
 for Random Access Memories, Barrier Grid 37
 for Subminiature Computers, Magnetic Drum 1044
 Systems,
 Optimum Size of Bits in 1042
 Simultaneous-Access Core 1045
 Superconductive 701
 Tube Memory, Digital-to-Analog Conversion for 289
 Units, Magnetic Tape 716
See also Memory
 Stored-Program Demonstration Computers 753
- STRETCH,
 Binary-Decimal Organization of 746
 Multiprogramming on 761
 Subminiature Computers, High-Speed Magnetic Drum for 1044
 Subroutine Calling 474
 Subroutines, Built-in 744
 Subroutines for Common Functions 382
 Subsystem:
 Design by Computer 456
 See also Adders, Converters, Counters, Function Generators, Input-Output, Integrators, Memory Multipliers, Logic Circuits, Shift Registers, Storage
 Successive Approximations, Solution of Problems by 128
 Summing Amplifiers, Transistor 28
 Superconducting:
 Components 276, 277, 410
 See also Crowe Cell, Cryotron(s)
 Films, Magnetic-Field Attenuation of Thin 852
 Memory Elements, Persistor 1036
 Thin Films, Magnetic Phase Transition of 856
 Tin Films of Low Residual Resistivity 855
 Superconductive:
 Circuits, Solder for 702
 Devices 861
 Memories, Refrigerative Requirements for 726
 Storage Elements, Relaxation Times of 858
 Switching Elements 701
 Supervisory Control, SHARE 709 System 329
 Survey of:
 Analog Multiplication 706
 Commercial Computers 257
 Commercial Computers in Britain 842
 Computer:
 Magnetics 268
 Trends 841
 Japanese Computer Industry 844
 Mechanical Language Translation 538
 University Computers in Britain 843
 Switches,
 Chemical 1037
 Electro-Optical 550
 Load-Sharing Matrix 35, 280
 Transistors as Bidirectional 1013
 Switching:
 Algebras, Multivalued 975
 Applications of Diffused Silicon Triodes 407
 Characteristics of Magnetic Cores 14
 Circuit Representation by Binary-Decision Programs 475
 Circuits,
 Application of:
 Dynamic Programming to the Synthesis of 681
 Graph Theory to 502
 Asynchronous 414
 Economical Synthesis of 244
 Efficiency of 242
 Functional Canonical Form for Multiple Output 662
 Internal Variable Assignments for Sequential 976
 Magnetic ROD 566
 Microwave Diode 1002
 Millimicrosecond 703
 Minimal 371
- Minimization of Components in 95
 New Techniques for 278
 Photoelectronic 413
 Sequential, Asynchronous 498
 Simulation of 343
 Simulation of Transistor 629
 Synthesis of Combinatorial 817
 Transistor 279
- Circuits:
 in Sequential Machines 241
 as Topological Models in Probability Theory 92
See also Logic Circuits
 Diodes 133, 274, 696
 by Domain Walls in Ferrites 1024
 Elements,
 Bilateral 543
 Cryosar 411
 Ferreed 698
 Microwave 1000
 NiCo Deposited Layer 1032
 ROD 273
 Superconductive 701
 Transpolarizer 412
 of Ferrite Cores, Partial 1022
 in Ferrite Memories, Use of Impulse 71
 Function Canonical Form 375
 Functions,
 Contact Network for 97
 Matrix:
 Logic for Symmetric 970
 Synthesis of 374
 Minimization of 503
 State Minimization in Sequential 663
 Synthesis of:
 Network 98
 Series-Parallel Network 977
 Functions:
 by Algebraic Topological Methods
 Synthesis of 1122
 by Linear Graph Theory, Synthesis of 1121
 See also Boolean Functions
 Nets, Theory of 497
 Networks,
 Bilateral 96
 Computer Simulation of 938
 Dual-Polarity Logic for 507
 Hazards in 664
 Iterative Combinational 243
 Properties of:
 Ferrites 271, 272
 Toroidal Square Loop Materials 1025
 Rates in Ferrites, Effect of Previous History on 1023
 Systems,
 Application of Computer Techniques to Telephone 978
 Ferrite Core Memory for 877
 Flying Spot Storage for 36
 Synthesis of 665
 Theory,
 Application of Graph Theory to 1125
 Matrix Methods in 1118
 Research in:
 Germany on 1144
 Spain on 1145
 the USSR on 1128
 Use of Truth Tables in 1114
 Theory:
 Assessment of Transistors in Combinational Circuits 1014
 Classification of Sequential Circuits 1116
 Design of Sequential Circuits 1124

- Synthesis of:
 Electronic Circuits for Symmetrical Functions 667
 Multiple Output Networks 1119, 1126
 2N-Terminal Contact Networks 1127
 in Thin Magnetic Films, Nanosecond 859
See also Boolean
- Switching, Applications of Magnetics to 268
- Symbiosis, Man-Computer 845
- Symbolic:
 Expressions, Recursive Functions of 939
 Logic: 247
 Mechanical Proof Procedure for Predicate Calculus 974
 Recursive Functions of Symbolic Expressions 939
 Theorem Proving by Pattern Recognition 967
See also Boolean
- Symbolization of Problem Statements 99
- Symmetric:
 Functions 246
 Functions, Synthesis of Electronic Circuits for 667
- Matrices, Householder's Method for Eigenvalues of 1135
- Switching Functions, Matrix Logic for 970
- Symmetrical Back-Clamped Transistor Switching Circuits 279
- Symmetries and Invariances of Boolean Functions 971
- Synchronization of Timing Waveforms 1016
- Synchronous:
 Magnetic Drum System for EDVAC 881
 Sequential Machines, Analysis of 496
- Tactile Symmetry: Machine Manipulation of Formal Systems 369
- Tactical Analysis of Russian for Machine Translation 525
- Syntax of Algorithmic Languages 923
- Synthesis:
 Technique for Minimal State Sequential Machines 371
 Techniques for Multipole Sampled-Data Control Systems 908
- Synthesis of:
 Communications Nets 1115
 Digital Comparators 132
 Finite Sequential Machines 921
 Logical Systems, Application of Dynamic Programming to 681
 Magnetically Generated Waveforms 224
 Minimal-State Sequential Machines 920
 Multiple Output Networks 1119, 1126
 Speech 833
 Switching Functions by Linear Graph Theory 1121
- Synthesizer, Dynamic Systems 174
- System:
 Synthesis by Digital Computer 786
 Testing, Simulation Procedure for 1106
- Systems,
 Accuracy Control in Data Processing 50
 Air Line Reservation 589
 Air Traffic Control 437
 Airborne Data Acquisition 913
 Aircraft Control 177
- Analog:
 Computer Compensated Control 175
 Computers for Guided Missile 747
- Analysis and Synthesis of Sampled-Data 907, 908, 909
- Application of Queuing Theory to Computer 309
- Bendix G-20 Data Processing 1063
- Business Intelligence 48
- Circuits for Digital Computing 140
- Communications 51
- DART Differential Analyzer 593
- Data Transmission 51
- Dual Master File 49
- Effect of Quantization in Sampled-Feedback 172
- GE-100 Data Processing 751
- General-Purpose Computer 911
- IBM:
 Military 912
 7070 Data Processing 750
- Inertial Navigation 171
- Integrated Diagnostic Monitor 915
- Missile:
 Guidance 52
 Homing 916
- Mobile Data Processing 1062
- Multisequence Computer 1066
- Number Systems in STRETCH 746
- Optical Data Processing 588, 1060
- Organization of MOBIDIC 1061
- PILOT Data Processing 439, 591
- Radio Telescope Control 56
- RCA-501 592
- Real Time Data Assimilation 444
- Reliability of 434
- SAGE Air Defense 741
- Simulation of Guided Missile 174
- Spectroanalysis 54, 55
- Theory of 176
- TRANSAC 749
- Voice Data Processing 1065
- Weapons Control 742
See also Subsystems
- Systems Measure of an Air Duel Environment 310
- Tags for Programming, External 452
- Tape:
 File Processing 49
 Storage, Error Detection and Accuracy Control in Magnetic 44
- Tapped-Potentiometers, Quadratic Interpolation by 285
- Tchebycheff Approximations to Power Series 519, 678
- Technical Literature,
 Machine-Made Indexes for 79
 Use of Memories as Indexes for 3
- Telephone:
 Switching Systems, Application of Computer Techniques to 978
 Traffic Theory, Use of Computers for 192, 193
- Teletypewriter Transmission, Error Detection System for 899
- Terminology,
 Glossaries of Computer 122
 for Mechanical Translation 114
- Test:
 Matrices for Matrix Routines 674
 Programs for the HEC-4 Computer 357
 Routines Based on Symbolic Logical Statements 227
 System for Adders, Residue Error 955
- Testing Digital Computers by Simulation 1106
- Theorem:
 Proving Machines 816
 Proving by Pattern Recognition 967
- Theoretical Linguistics—*See* Translation, Mechanical
- Thin:
 Film Techniques 568
- Films, Magnetic:
 Anisotropy in Single Crystal 853
 Phase Transition of Superconducting 856
- Magnetic Films,
 Magnetic Fields of 857
 Nanosecond Switching in 859
- Ni-Fe Films, Magnetic:
 Anisotropy in 854
 Fields in Domain Walls of 851
- Superconducting Films, Magnetic-Field Attenuation of 852
See also Magnetic Films
- Thinking, Computer Facilitation of Formulative 845
- Thought Processes, Mechanization of Artificial Intelligence 314
- Thyrite Rods in Squares Generation, Use of 733
- Time:
 Compression Techniques for Magnetic Drum Storage 421
 Delay Networks Using Elliptic Functions 870
 Division Multipliers, Four Quadrant 585
 Measurement by Inductance 551
 Redundant Error Correction 659
 Series, Analysis of 773
 Sharing in Process Control Applications 794
- Timing Circuits Using Precision Limiters 731
- Tin Films, Low Residual Resistivity of Superconducting 855
- Tools, Control of Machine 218, 220
- Topological:
 Methods for Synthesizing Switching Functions 1122
 Models in Probability Theory, Switching Circuits as 92
- Track:
 Selection for a Magnetic Drum Store 883
 Switching for Magnetic Drum Memories 16, 151
- Tracking Problems, Simulation of 217
- TRADIC: 742
 LEPRECHAUN Computer, Circuits for 1009
- Traffic:
 Control, Network Model of 639
 Theory, Use of Computers for Telephone 192, 193
- Train Performance,
 Analog Computer for 902
 Calculation of 1081
- TRANSAC:
 Digital Control Computers 177
 S-2000 Computer 749
- Transcendental Equations, Solution of 200
- Transducers,
 Probabilistic 425
- Time-Varying Linear Binary Sequence 1130
- Transfer Functions, Analog Simulation of 1110
- Transfluxor Circuits, Principles of 1026
- Transfluxors,
 Current Steering by 704
 Shift Registers Using 149
- Transfluxors in Digital Computers, Use of 900
- Transformation of Program Schemes, Identical 90
- Transformations of Error Correcting Codes 1137

- Transistor:
 Adders 13
 Amplifiers for Analog Computers 28, 1015
 Analog Computers 168
 Applications in a High-Speed Parallel Computer 1007
 Binary Counters 144
 Bistable Circuits 141
 Blocking Oscillators for Digital Systems 552
 Circuits for a:
 Digital Differential Analyzer 1012
 Ferrite Store 1018
 Computing Circuits 140
 Current Amplifiers for Analog Computing 697
 Decade Counters 143
 Digital Computer, Failure Rates for a 304
 Driven Magnetic Core Memory 1047
 Drivers for Fast Memory Access 571
 Function Generators 156
 Logic Circuits 9, 27
 Logic, Direct-Coupled 556, 1009
 Module for High-Frequency Logic 1010
 Multiplier-Dividers 10
 Multipurpose Logical Devices 1008
 Operated Arithmetic Circuits 12
 Pulse:
 Circuits for 160-Mc Clock Rates 869
 Generators 30
 Scaling Stage 1053
 Storage and Logic Circuits 1011
 Switches, Four-Layer 407
 Switching Circuits, 279
 Computer Simulation of 629
 Word Generators 890
 Transistor-Diode:
 Logic 1006
 NOR Circuits, Design of 1005
 Transistor-Magnetic Core:
 Binary Counters 145
 Circuits 25
 Counters and Decoders 1039
 Memories 295
 Transistor-Resistor:
 Circuits, Propagation Delay for 553
 Logic Circuits, Design of 554
 Transistorized:
 Basic Modules for Digital Systems 735
 Capacitor-Diode Memory Systems 152
 Central Pulse Generator 1016
 Magnetic Core Memory 877
 Pulse Circuits 555
 Transistors,
 Direct-Coupled Unipolar 408
 Shift Register Integrated 889
 Simulation of Diffusion Processes in 231
 Transistors:
 as Bidirectional Switches 1013
 in Combinational Switching Circuits 1014
 in Digital Computers, Use of 301, 302, 304, 305, 734, 900, 1061
 in Switching, Use of 278
 Transition Matrices of Sequential Machines 496
 Translation,
 Algorithms for Formula 610
 Mechanical:
 Automatic Programming System for 643
 Compression of Dictionary Information for 476
 Formal Properties of Grammars 522
 French-English 81
 General Analysis Method 255
 German Sentence Recognition 948
 Informational Evaluation 115
 Input Device for Automatic Dictionary 162
 Interlingual 112
 Order of Subject and Object in Russian 949
 Ordinary Discourse into Formal Logic 99
 Programming Languages 188
 Pronoun and Prepositional Ambiguities in German-English 524
 Punctuation Patterns 223
 Research Methodology 222
 Russian, 801
 Syntactical 525
 Word Order 116
 in the Soviet Union 950, 951
 Survey 538
 Syntactical 113
 Uniform Linguistic Terminology 114
 Use of Statistics in 523
 Translation Routine for the DEUCE Computer 609
 Translator, FORTRAN Arithmetic 332
 Translators, Algebraic 453, 605, 923
 Transmission of Information 119
 Transpolarizer: An Electrostatic Impedance 412
 Transposition of Matrices 110
 Traveling-Wave Tubes in Computers, Use of 545
 Trees to Wire-Length Minimization, Application of 640
 Trigger Circuits Using Cold-Cathode Tubes 24
 Trigonometric Computers: CORDIC 582, 594
 Triple Address Machines with Single Address Machines, Comparison of 745
 Truncation Errors: 251
 in the Solution of Differential Equations 829
 Truth:
 Function Evaluators 579
 Tables in Logical Design, Use of 1114
 Tunnel Diode Logic Circuits 1001, 1004
 Turing Machines: 129, 176, 316
 as Unbounded Automata 1067
 Twistor:
 Fabrication by Electrodeposition 864
 Memory Device 275
 Shift Register 284
 Storage Element 863
 Two-Level Storage, Transfer Techniques for 765
 Uniformly Distributed Points on the n -Sphere, Generation of 365, 366
 Unijunction Transistors, Bistable Circuits Using 141
 Unipolar Transistor Devices 408
 Univac:
 Printer 160
 Solid-State Computer 302, 438
 Universal Computer-Oriented Language 63, 180
 Universities in Computers, Role of 682
 University:
 Communications Science Research 124
 Computer Use 334
 Computers, Survey of British 843
 Univibrators Using Cold-Cathode Tubes 24
 Unnormalized Floating Point Arithmetic 479
 Updating of Files by Means of a Cumulative File 478
 Uptime Ratio for Computer Operation 110
 Ural Computer 596
 USSR, Survey of Research in the Theory of Relay Networks by the 1128
 Vacuum Deposited Cryotrons 276
 Variable Field Length System for Data Processing 440
 Variable-Length Binary Codes 528
 Variance, Computations of Analysis of 623
 Voice Data Processing System, Description of a 1065
 Voltage:
 Discriminators Using Cold-Cathode Tubes 24
 Sources, Analog 26
 Weapons:
 Control Computers, Solid-State Technology for 742
 Evaluation by Computer Simulation 77
 Guidance, LEPRECHAUN Computer for 734
 Simulation, Function Generators for 15
 Wiener:
 Filter Theory to Sampled Systems, Application of 813
 Filters 396
 Wirewound Delay Lines 23
 Wiring Tabulation by Machine Language Generation of 263
 Word:
 Abbreviation, Systematic 1101
 Generator, Binary 890
 Woven Cryotron Memory 1050
 X-1 Computer 301
 Zebra Computer, Research Applications of the 929
 Zurich Conference on Algebraic Language 319

PGEC News

OBITUARY



HARRY H. GOODE

Harry H. Goode (SM'52), Professor of Electrical Engineering at the University of Michigan, Chairman of the National Joint Computer Committee, and a prominent leader in the activities of the PGEC, died in an automobile accident on the morning of October 30, 1960. His loss will be deeply felt by all who knew him through his teaching, his frequent lecture appearances, his many publications, his work in professional societies, his consulting activities, his stimulating participation in conferences, or directly through his warm friendship.

Prof. Goode was born in New York, N. Y., on July 1, 1909. He received the B.S. degree in history from New York University in 1931, and later earned the Bachelor of Chemical Engineering degree from Cooper Union in 1940 and the M.A. degree in mathematics from Columbia University in 1945. His early professional work was in statistics, and in 1941 he became Statistician-in-Charge for the New York City Department of Health. During the war years he was a research associate at Tufts College and worked on applications of probability to war problems and also on the acoustic torpedo problem. From 1946 through 1949 he was on the staff of the Office of Naval Research at the Special Devices Center, Sands Point, Long Island. Here he progressed through successive responsibilities to be head of the Special Projects Branch. His work during this period was on flight control simulation and training, aircraft instrumentation, antisubmarine warfare, weapons system design, and computer research. Through his ONR work he participated in such pioneer computer projects as the Whirlwind computer at M.I.T., the Cy-

clone computer built by Reeves Instrument Company, in New York, and the Typhoon computer built by RCA Laboratories for the Navy.

In 1950 he joined the Willow Run Research Center of the University of Michigan, serving there first as head of the Systems Analysis and Simulation Group, then as Chief Project Engineer, and ultimately as Director of the Center. Under his direction the Research Center carried forward a broad program of research, including computers, system design, radar, infrared, and acoustics. He guided the efforts of the Center through problems in air defense and battle area surveillance and was instrumental in the successful completion of the ground system for the Bonaarc missile.

In 1954 he was appointed Professor of Electrical Engineering at the University of Michigan, and in 1956 his wide range of interests brought a dual appointment as Professor of Electrical Engineering and also as Professor of Industrial Engineering. In 1958 he served for a year as Technical Director of the Systems Division of the Bendix Corporation, maintaining a fractional appointment in the University so that he could continue to teach his newly introduced course on System Design. A little over a year ago he returned to full-time teaching and research activities in the Department of Electrical Engineering.

In addition to his wide range of services to the University of Michigan, Professor Goode also served as a consultant to industry and government and was active in professional society affairs. He brought to problems a keen insight and a rare ability for stripping away the nonessentials. His advice was highly valued and widely sought. Among the firms for which he consulted were the United Aircraft Corporation, the Bendix Corporation, the Auerbach Electronics Corporation, the DuPont Corporation, the Ford Motor Company, the Burroughs Corporation, the Texas Company, and the Franklin Institute. He served the government as a consultant to the National Bureau of Standards, the Post Office Department, the Air Force, and the House of Representatives Appropriations Committee. For the Air Force, he was chairman of the W-117L Committee on Advanced Reconnaissance; and for the House Committee, he served as a member of the Study Group on Missile Reliability.

He served his profession as a member of the Administrative Committee of PGEC from 1953 to 1956, as a member of the Computer Advisory Committee of the Society of Automotive Engineers, and as a member of a subcommittee of the AIEE Committee on Feedback Controls. His most important service in this area was as chairman of the National Joint Computer Committee of

IRE, AIEE, and ACM. He played an important part in the formulation of the charter under which these three organizations will join to form the new American Federation of Information Processing Societies, which in turn will represent this country in the International Federation of Information Processing Societies.

Professor Goode was a Fellow of the American Association for the Advancement of Science, and a member of the Association for Computing Machinery, the American Mathematical Society, the Mathematical Association of America, the Institute for Mathematical Statistics, Sigma Xi, Eta Kappa Nu, and Mu Alpha Omicron.

His many published papers touched upon statistics, simulation and modeling, vehicular traffic control, and system design. His major published work is the book "System Engineering," of which he was senior author with R. E. Machol. The book was the outgrowth of the very successful and valuable course which he introduced at the University of Michigan under the title, "Large Scale System Design."

Professor Goode's broad experience with computers and his participation in national computer functions led to his participation as one of the group of eight Americans who visited Soviet computer establishments in 1959.

Our profession has lost one of its most outstanding members—a man of rare versatility, talent, vigor, and vision.

—On behalf of PGEC, the Editor wishes to thank Professor Norman H. Scott of the University of Michigan for providing the foregoing appreciation of the late Harry H. Goode.

ADMINISTRATIVE COMMITTEE MEETS

On December 12, almost simultaneous with the appearance of this issue, the PGEC Administrative Committee will be meeting in New York, just prior to the EJCC. The agenda includes further consideration of the role of AFIPS, the proposed American Federation of Information Processing Societies, and normal business such as budgets, etc.

To All PGEC Chapter Officers

The PGEC News page of these TRANSACTIONS is open for your announcements and report of activities. Deadline is the first of the month, two months ahead of the date of the issue. Send all items to the Editor.

Notices

COMING MEETINGS

1960 EASTERN JOINT COMPUTER CONFERENCE

The tenth IRE-AIEE-ACM Eastern Joint Computer Conference will be held December 13-15 at the Hotel New Yorker and the Manhattan Center in New York.

Abstracts of the papers to be presented are given below.

I. Tuesday: December 13—9:30-11:40 A.M.

I.0. Opening Remarks: N. Rochester, *Conference Chairman*, IBM Corp., and E. C. Kubie, *Program Chairman*, Computer Usage Co.

I.1. A Logical Machine for Measuring Problem-Solving Ability, C. R. Langmuir—The Psychological Corp.

The magnitude of costs incurred by assigning unsuccessful or even marginal personnel to tasks involving EDP systems design and programming justifies a much greater effort in the selection of personnel than the use of conventional aptitude tests implies. A small desk-top machine named the Logical Analysis Device is described, its logical organization is explained, and its operation as a method of observing and testing an individual's problem-solving abilities is illustrated with slides. Some comment describing the wide variation of performance among several hundred college graduates employed in various professions is included, but the principal emphasis is given to data pertaining to the performance characteristics of persons in computer and data processing activities.

The application of the device is clearly indicated at the point of evaluating final candidates for assignment to tasks requiring a high order of logical and analytical talent.

I.2. A Method of Voice Communication With a Digital Computer, S. R. Petrick and H. M. Willett—AF Cambridge Res. Labs.

A pattern recognition procedure for achieving automatic recognition of spoken words has been developed and instrumented using an eighteen-channel vocoder and a general-purpose medium scale computer. If the speaker's own voice is used to prepare "masks" of the words he wishes to be recognized, correct identifications are made and printed on the computer flexowriter with almost 100 per cent accuracy. Arbitrary new spoken input words may be added in real time to the computer vocabulary. Other programs dependent upon this word recognition facility which have been written include:

- 1) An interpretive routine which enables a speaker to say a sequence of words (from the set zero, one, . . . , nine, plus, minus, times, bracket, equals) which are followed by a print out of the words spoken and the value of the expression defined.

- 2) A speaker recognition program which identifies the talker with appropriate comments as well as the word he spoke.

- 3) An adaptive program which enables the computer to reorient itself automatically to a new speaker's voice.

I.3. FILTER—A Topological Pattern Separation Computer Program, D. Innes—Lawrence Radiation Lab.

The advent of high energy particle accelerators and liquid bubble chamber detectors has added the demands of high-speed data reduction to the many problems of modern nuclear physics research. For example, one six-month experiment on the University of California's 72-inch Hydrogen Bubble Chamber yields photographic records of millions of nuclear events. This paper discusses one of the new measuring and topological identification devices which has been developed to analyze these great volumes of research data.

Dr. Bruce McCormick has proposed a scanning technique which allows rapid recognition, separation and measurement of the photographic records of star-type nuclear events. A device known as the Spiral Reader measures background and star-type event features, impartially discriminating against nonradial patterns by the geometry of its rotating scanning element. The event measurements are separated from the background measurements by an IBM 709 computer under the direction of a program called FILTER. The separated nuclear event measurements are subsequently reconstructed in space for physics analysis.

FILTER exploits the observation that if a segment of a circular arc is rotated about a point on that arc, intercepts occur at regular intervals along a radius to the point at constant angular intervals of the rotation azimuth. The Spiral Reader, by placing the burden of event discrimination on a high-speed digital computer, minimizes the need for either special analysis equipment or for a human operator to make the topological separation. Simulation, calibration and cathode-ray-tube display routines have been included in the FILTER system. A description of the Spiral Reader and FILTER program will be followed by several examples of the program's ability to separate and measure these star pattern nuclear events.

I.4. Redundancy Exploitation in the Computer Solution of Double-Croscics, E. S. Spiegelthal—Consultant.

There are many data-processing applications for which exact algorithmic processing schemes are either not strictly required or defy precise specification or both. Such applications as machine translation, automatic abstracting and automatic indexing fall in this category. The human beings who

execute these tasks make heavy use of the redundancy of the input data. What is required for their automation is some heuristic scheme for taking advantage of this redundancy. One such scheme is described in the present paper. This scheme, in its first concrete realization, has been used to solve Double-Croscic puzzles. Both the 704 programs for Double-Croscic solution and the general heuristic scheme are discussed in the paper.

II. Tuesday: December 13—2:00-4:05 P.M.

II.1. A Computer for Weather Data Acquisition, P. Meissner, J. Cunningham, and C. Kettering—National Bureau of Standards

In order to meet a growing need for more rapid and detailed reporting of weather information, the U. S. Weather Bureau has been conducting an extensive program for the development of automatic weather stations. The National Bureau of Standards has had an opportunity to participate in this program and has developed a small specialized computer for use as the control component in such a station. The computer is intended as a research tool for exploring the application of automatic data processing equipment to this type of problem. Basically, the computer must sample a number of weather-sensing instruments, suitably process the instrument data, and prepare outputs in the form of local displays and teletype messages. Since the machine is internally programmed, it will afford a wide latitude in the processing of input data including the simultaneous comparison of results obtained in different ways.

The design of a computer for this application was felt to be justified on the basis of a number of special requirements. Among these are:

- 1) Parallel inputs from a number of separate sources,
- 2) Multiple outputs in several forms,
- 3) Concurrent operation of input, output, and data processing functions
- 4) Extensive reference tables with special instructions for their use,
- 5) Limited arithmetic capability,
- 6) Three-digit word length,
- 7) Computing speed need not be high

II.2. A Survey of Digital Methods For Radar Data Processing, F. H. Krantz and W. D. Murray—Burroughs Corp.

This paper reviews the growing number of declassified techniques for automatic processing of radar data by digital means. Emphasis is placed upon signal time-sampling and quantization, integration methods, rejection of stationary targets, radar trigger manipulation, and a new high-speed device for recording digitized radar video. These techniques are discussed individually and are also shown combined in a hypothetical radar data processor design.

I.3. The Organization and Program of the BMEWS Checkout Data Processor, A. Eugene Miller—Auerbach Electronics Corp., and M. Goldman—RCA.

The BMEWS Checkout Data Processor (CDP) is probably the first medium-size digital processor to perform the real-time, on-line checkout of an entire operational radar detection and processing system. This paper is the first to discuss publicly the unique organization of the BMEWS CDP and the unusual structure of its program. The CDP is one of the major subsystems of the Ballistic Missile Early Warning System. The CDP has separate memories; one for storing constants and instructions, and one for storing data. The means for jointly using these two different types of memories, while maintaining the flexibility associated with single memory machines, is explained. The tailored features of the CDP, efficiently handling its unique problems, are emphasized. They include real-time program interrupt signals and a complex input-output system. This input-output system, as well as communicating with over a dozen other digital data handling devices, has more than 250 separate addresses.

The discussion of the complex structure of the CDP program covers the three separate programs which run in an interwoven fashion. It describes the solution of problems caused by this interweaving and by the real time program interrupt.

I.4. Ultra-High-Speed Dynamic Display System for Digital Data, B. G. Tregub—Melpar, Inc.

A new ultra-high-speed direct-view cathode-ray tube presentation of digital input data is described. This system is capable of locating a point anywhere on a 16-inch electrostatic cathode-ray tube within 5 microseconds with an over-all repeatability (including amplifier settling times) of 0.05 per cent. The present system as it exists in production is actually a dual unit which is capable of plotting lines, dots and cursor patterns on the face of the cathode-ray tube as ordered by data blocks on a magnetic drum during 33- μ sec intervals. Color displays are also presented by means of the field sequential technique. Input data utilizes 12 bits per point to identify each of the X and Y coordinates for each end of the line. Intensity is controlled by additional binary inputs. The cathode-ray tube operates at 15 kv and the display system includes automatic focusing correction to compensate for deflection defocusing. Spot size is approximately 30 milli-inches with point end line placement accurate to within 20 milli-inches.

I.5. High Speed Data Transmission Systems, R. G. Matteson and J. D. Barnard—Stromberg-Carlson Co.

With the rapid increase in the use of digital computers for business, scientific control, and military applications requirements are created for the high-speed transmission of data so that these computers may be utilized for more and diversified applications, and so that computers may be utilized a greater percentage of the time. This paper will describe areas of application of high-

speed data transmission equipment and will describe equipment developed and installed by Stromberg-Carlson for the transmission of digital information over standard telephone lines at 2400 bits per second. One of the units described in detail in the paper is a unique type of magnetic tape transport designed to operate in two modes, a stepping asynchronous mode, or a continuous, synchronous mode.

III. Wednesday: December 14—9:00—11:05 A.M.

III.1. Parallel Computing With Vertical Data, W. Shooman—System Development Corp.

A novel technique called Vertical Data Processing (VDP) for the manipulation of data on digital computers is presented. Multiple data are processed simultaneously one bit at a time using Boolean operations. Several classes of problems appear adaptable to this technique.

A hypothetical VDP computer which embodies both VDP as well as conventional techniques is proposed and its advantages discussed.

III.2. The TABSOL Concept, T. F. Kavanagh—General Electric Co.

This paper describes how Decision Structure Tables can be used to describe complex, sequential, multivariable, multiresult decision systems. TABSOL, an automatic programming technique for solving structure tables on any computer is also discussed.

The structure table and TABSOL concepts are major steps forward in describing complex operating decision systems since they replace both flow charting and computer coding. In addition, changes can be readily introduced by the systems designer, greatly simplifying the systems maintenance problem. By forcing a logical step-by-step analysis, these techniques highlight business causal relationships and simplify debugging in the systems designer's own language.

III.3. Theory of Files, L. Lombardi—University of California, Los Angeles.

The theory of files is a tool for the logico-mathematical treatment of automatic non-numerical data processing problems, such as machine accounting, information retrieval, and mechanical translation of languages. The main result which has been obtained from the application of this theory is the recent discovery of a simple pattern to which the data flow of any information processing procedure conforms, regardless of how many files are involved. The flow of each file can be controlled and coordinated with the flow of the others by means of five Boolean parameters, called *indicators*. A specially designed Algebraic Business Language exploits these results for the purpose of programming digital data processors. This paper also probes into the impact of the theory of files upon the logical design of digital systems.

III.4. Polyphase Merge Sorting—An Advanced Technique, R. L. Gilstad—Minneapolis-Honeywell Regulator Co.

New merge sorting techniques have been developed by Honeywell that utilize tape

drives more efficiently than conventional sorting methods. A report on one of these techniques, the Cascade or "N-1" sort, was presented a year ago. A review of the Cascade sorting method is presented in the current paper as background for a new advancement, called polyphase sorting. The methods used in polyphase sorting are explained in terms recognizable by anyone familiar with merge sorting on computers. Arguments are brought forth comparing the merging power of normal merge sorting, Cascade, and polyphase techniques. These arguments show that Cascade sorting and polyphase sorting represent techniques that make the new generation of computers even more powerful than before in one of the most common areas of computer usage.

III.5. The Use of Binary Computers For Data Processing, G. H. Redmond and D. E. Mulvihill—Chrysler Corp.

The paper presents a case concerning the use of binary machines for data processing. Based on experience gained by the Chrysler Corporation, the paper discusses the need for the establishment of a consistency of concept for all phases of problem organization and solution. Specific advantages inherent in binary machines are pointed out, along with some of the pitfalls which would result if the consistency of concept is not maintained. A warning is sounded to those concerned with the development and use of generalized business oriented languages that certain abilities of binary machines have not been exploited in these programs. In conclusion, it is stated that the abilities of binary-type machines will become more indispensable as management techniques extant today become more sophisticated and acceptable.

IV. Wednesday: December 14—2:00—4:30 P.M.

IV.1. High Speed Printer and Plotter, F. T. Innes—Briggs Associates, Inc.

The high-speed printer and plotter is capable of plotting ten simultaneous curves each at a rate of 100 points per second or of printing at a rate of 66 lines per second. Its principal application is in producing annotated plots with grid lines and alphameric annotation.

The machine uses magnetic tape input, hybrid resistor-transistor and diode logic, with a multiple stylus electrolytic recorder for output with paper moving at ten inches per second. Programming general organization and design features will be discussed. Typical annotated plots from the machine will be shown.

IV.2. A Description of the IBM 7074 System, R. R. Bender, D. T. Doody, and P. N. Stoughton—IBM.

The IBM 7074 System, the second major step in the IBM 7070 Data System family, provides increased processing power by improvements within the framework of the 7070. A new circuit card and the IBM Standard Modular System of packaging make possible system growth by substitution of functional units rather than by replacement of an entire system. Program compatibility with the 7070 is retained. Increased proc-

essing speeds are attained by faster circuits, full parallel arithmetic, and the use of faster storage. Circuits, packaging, and machine organization will be described. Examples of instruction execution times will be given and their effect on system performance will be discussed.

IV.3. The RCA 601 System, D. L. Nettleton and K. K. Kozarsky—RCA.

The technical aspects of the RCA 601 are discussed with particular emphasis on the three dimensions of an RCA system which may be readily modified at the user's option—speed, function, and capacity. Design features such as a 1.5- μ sec memory, 120-ke tapes, and generalized word structure are also described. Several representative systems are summarized to illustrate the tailoring of RCA 601 systems to such varied applications as payroll, engineering analysis, or file maintenance.

The advances in program logic, which enable the system to take advantage of the fast memory and tapes, an arbitrary degree of simultaneity and the generalized word and character structure, are explored. Emphasis is placed upon variable instruction length, the address modification and listing structure, and parallel or simultaneous processing.

IV.4. Associative Self-Sorting Memory, R. R. Seeber, Jr.—IBM.

A major problem in data processing is the sorting of data. This paper proposes a memory system which automatically performs the sorting function. An associative memory, based on cryotron circuits, is extended to permit high-equal-low comparison of the interrogating word with all words in memory. This comparison permits the new word to be placed between the proper pair of sorted words in the memory. A double shifting operation is used to move the appropriate block of words to make room for the new word.

IV.5. UNIVAC-RANDEX II—Random Access Data Storage System, G. J. Axel—Remington-Rand Univac Div., Sperry-Rand Corp.

A random-access drum file having 198.6 million bits total storage capacity, a bit density of 650 pulses per inch, and 385 msec average data access time is described in this paper.

Two flying-magnetic-recording heads transfer data to and from the drum file unit. They are self-supported, by a hydrodynamically generated air film, over two magnetically plated drums (24 inches diameter and 44 inches long). The heads, drums, and head-positioning servo are enclosed in a sealed and pressurized chamber to prevent their contamination by foreign material normally found in the atmospheric air. The text includes:

- 1) The logic of operation and a description of the over-all drum file.
- 2) Construction of the flying-heads.
- 3) Descriptions of the servo and mechanical adder that positions the flying-heads over selected addresses on the drum.

IV.6. Hot-Wire Anemometer Paper-Tape Reader, J. H. Jory—Soroban Engineering, Inc.

A hot-wire anemometer type reader is proposed as a method of achieving reliable, high-speed reading of perforated paper tape.

The principle of operation concerns the change in resistance of a fine coil of wire of known temperature coefficient of resistance when subjected to an air stream directed through a perforation in a paper tape being read.

V. Thursday: December 15—9:00–11:05 A.M.

V.1. Data Processing Techniques in Design Automation, W. L. Gordon—Minneapolis-Honeywell Regulator Co.

By providing a computer with basic information concerning the design of a device as complex as the modern computer one not only obtains an efficient record retention system but also brings to bear the full decision-making abilities of the computer on the design problem itself. A major thesis of this paper is that the automation of the design of a complex system is primarily a data-processing problem in which the most powerful tools reside in the ability of the computer to perform such jobs as editing, extracting, sorting, and merging pieces of basic design information. This contention is substantiated by describing the system currently in use to provide mechanized aids to design and production at Minneapolis-Honeywell DATAmatic.

V.2. Impact of Automation On Digital Computer Design, W. A. Hannig and T. L. Mayes—General Electric Co.

The impact of design automation techniques upon the design, construction, and maintenance of digital computers is discussed. Specific items described include:

- 1) The logician's use of these programs as a design tool.
- 2) The use of the documents produced by these programs.
- 3) The effect that the use of these programs and program-produced documents has upon the human organization using them.

This paper further describes the use to which automation programs were put in the design of presently operating digital computers, starting with Boolean-equation input data and ending with factory release information.

V.3. Calculated Waveforms For Tunnel Diode Locked Pair, H. R. Kaupp and D. R. Crosby—RCA.

This paper presents an introductory analysis of the tunnel diode locked-pair circuit. The characteristics of the tunnel diode, together with the simplicity of the locked-pair circuit, make it a major contender for use as a high-speed computer element. High speed and high gain are the locked pair's main advantages; the three-phase power supply and lack of a simple means for logical inversion are its main dis-

advantages. The basic circuit consists of two tunnel diodes in series, the node common to the tunnel diodes being both the input and output terminal. As a computer element, the locked pair functions in much the same manner as the phase-locking harmonic oscillator (PLO). Like the PLO, the locked pair overcomes the difficulty of coincident input and output terminals by using a three-phase voltage source.

This paper also demonstrates the feasibility of using a digital computer to solve nonlinear circuit problems. A digital computer makes possible an exact solution by doing away with relatively ineffectual linear approximation techniques. Furthermore, the stray parameters associated with laboratory work at high frequencies are excluded, thereby disclosing the true nature of the circuit.

V.4. On Iterative Factorization in Network Analysis By Digital Computer, W. H. Kim, C. V. Freiman, and W. Mayeda—Dept. of Elec. Engrg., Columbia University.

The need to determine the sum of all tree admittance products occurs in almost all applications of topological network theory. This paper describes a method of obtaining this sum through an iterative factorization of the sum of tree admittance products of successively more complex sub-networks. Computational efficiency is achieved in that: 1) it is not necessary to test sets of branches for the presence of circuits; and 2) it is not necessary to calculate each tree admittance product.

A digital computer program has been developed for use on an IBM 704 which accommodates networks of up to 13 nodes and 77 branches. The program is designed to reduce computation time when the present network corresponds to a minor modification of the previously investigated network. Use is made of a lexicographic enumerating function to develop working constants for networks of various size. Estimates of computing time and flow-charts of the program are included, as is a table of the number of unique partitions of an n -element set ($n = 1, 2, \dots, 12$).

V.5. A Computer-Controlled Dynamic Servo Test System, V. A. Kaiser and J. L. Whitaker—Douglas Aircraft Corp.

A computer-controlled dynamic servo test system has recently been placed in operation by the Testing Division of Douglas Aircraft Corporation. The manual operations normally performed in the testing of a missile control system are now entirely accomplished by this computer installation. In obtaining the frequency response and stability characteristics of a control system the computer operates to 1) generate a prescribed sequence of driving functions, 2) sample the resulting outputs, 3) compute from these samples the gain and phase characteristics, and 4) provide tabulated or plotted results in a form ready for analysis. This unique application of a general-purpose digital computer will vastly reduce the time required in the development of missile control systems, subsystems, and components. A description of the equipment used and the analytical techniques em-

played to enable automatic dynamic testing is given. A comparison of the time required and accuracy obtained using this new automatic facility with that of the conventional manual method of servo testing is presented.

VI. Thursday: December 15—2:00—4:05 P.M.

VI.1. The Flying Spot Scanner As An Input Sensor To A Character Reading System, J. S. Bryan, J. B. Chatten, F. P. Keiper, and C. F. Teacher—Philco Corp.

It is shown that the Flying Spot Scanner meets most of the requirements of an ideal sensor for a character recognizer. Advanced electron optics and phosphor technology now make practical the all-electronic scanning of an entire page of printed material. The signal-to-noise ratio is such that picture element errors due to the quantum fluctuations at the photocathode have the probability of occurrence of only 2.5×10^{-7} when the video bandwidth is 6 Mc and the CRT beam current is sufficiently low to insure good tube life. Techniques are presented which minimize spacial quantization errors that are inherent in conventional scanning procedures. Other techniques are discussed which increase the readability of degraded printing for a recognizer.

VI.2. Use of A Digital/Analog Arithmetic Unit Within A Digital Computer, D. Wortzman—Advanced Systems Dev. Div., IBM.

This report discusses the use of a Digital/Analog Arithmetic Unit in order to increase the computational power of digital computers. In some problems the inherent high accuracy of digital computers is unwarranted either because the input digital information is limited in accuracy or because the input information is in analog form. It is in these instances that the Digital/Analog Arithmetic Unit's high speed, ease of programming, and ability to operate on combined analog and digital information may be welcomed.

VI.3. PB250, A High Speed Serial General-Purpose Digital Computer Using Magnetostrictive Delay Line Storage, R. M. Beck—Packard Bell Computer Corp.

The requirements for a small general-purpose computer that can serve as a system component as well as a general computing device are described, together with an analysis of alternate methods of mechanization. The PB250 is then described and evaluated as an optimum solution to these requirements. Methods for minimizing active elements and logical devices that serve to increase flexibility are described in detail.

VI.4. The Instruction Unit of the STRETCH Computer, R. T. Bosk—IBM.

The Instruction unit, which is a large, complex, high-speed computer, is designed and built to provide the major function and control ability for the STRETCH Computer. The purposes of this paper are to describe the major functions of the unit, to give a general picture of the internal machine organization, and to present several examples of how some performance goals

are achieved. The Instruction unit has a variety of functions. Most important are the fetching and indexing of all instructions for the computer, and the execution of a large set of instructions dealing with index arithmetic, branching, and word transmission. The size and complexity of the unit are determined by the instruction buffering and the extensive amount of simultaneous operations required to achieve the high performance goals set for the computer.

VI.5. The Printed Motor: A New Approach To Intermittent and Continuous Motion Devices in Data-Processing Equipment, R. P. Burr—Circuit Research Co.

The printed dc motor is characterized by high pulse torque capability and freedom from cogging or preferred armature positions. These attributes lead to a variety of applications in data processing equipment ranging from reel and capstan drives in magnetic and paper tape transports through detenting and positioning mechanisms. Analysis of the motor on a velocity basis yields a simple equivalent circuit which is a powerful tool for designing both the machine and its drive circuits into a specific requirement. Since there is no rotating iron in the structure and since the field is supplied by permanent magnets, the speed-torque curve of the motor is a straight line whose slope defines a "mechanical source impedance." Inertia of the proposed load appears as a capacitor in the same dimensional system. When the desired machine motion can be expressed in terms of velocity and the inertia of the load is known, the shape and magnitude of the necessary driving signal together with the power which must be expended can all be determined for the operating cycle. A typical example of an application in a paper tape transport is described.

COMBINED ANALOG-DIGITAL COMPUTER SYSTEMS SYMPOSIUM

Simulation Councils, Inc., and the Missile and Space Vehicle Department of the General Electric Company are sponsoring a symposium on Combined Analog-Digital Computer Systems, to be held on the Friday and Saturday following the EJCC, December 16 and 17, 1960, at the Sheraton Hotel in Philadelphia. At this writing the program has not yet been announced in detail, but the following sessions are planned, all relating to combined systems.

- 1) Equipment and Design—Dr. Harold Skramstad, *Chairman*
- 2) Application—George Bekey, *Chairman*
- 3) Programming—Dr. Marcel Martin, *Chairman*
- 4) Future Developments—Joseph Pachuta, *Chairman*.

General Chairman for the symposium is Martin Paskman, MSVD, General Electric Co., Philadelphia 4, Pa.

JOINT SIAM—AAAS SESSION

The customary joint session sponsored by the Society for Industrial and Applied Mathematics and the American Association

for the Advancement of Science will be held at 9 A.M., December 28, 1960, during the AAAS annual meeting at the Biltmore Hotel in New York. Titles of the session and papers are as follows:

Mathematics Looks at New Problems

Chairman: James H. Griesmer, IBM Research Center.

- 1) "Applications of Game Theory to Military Strategy and Tactics," D. Gillette, Bell Telephone Laboratories.
- 2) "An Application of Graph Theory to Group Dynamics," F. Harary, University of Michigan.
- 3) "The Role of Mathematics in Control Systems," J. E. Bertram, IBM Research Center.

1961 IRE INTERNATIONAL CONVENTION

The next IRE International Convention is scheduled for March 20–23, 1961, at the Coliseum and Waldorf-Astoria Hotel in New York. The deadline for submission of papers is past, and E. C. Johnson, Head of the Computer Development Department of Bendix Corporation, PGEC representative to the Program Committee, is now in the final stages of completing the planning for PGEC's technical sessions at the convention.

1961 IRE-AIEE-U OF P INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE

The 1961 International Solid-State Circuits Conference, the 8th annual such meeting, will be held February 15–17, 1961, on the campus of the University of Pennsylvania and at the Sheraton Hotel, Philadelphia, Pa.

The conference, sponsored jointly by the IRE, AIEE, and University of Pennsylvania, will feature papers dealing with circuit properties, circuit philosophy and design techniques related to solid-state devices in the following general areas:

- Solid-state memory, storage, and logic elements, such as twisters, thin-film memories and associated circuits, photoelectronic circuitry, etc.
- Solid-state microwave amplifying mechanisms, such as parametric amplifiers and masers.
- Solid-state devices performing an integrated circuit function.
- Cryogenic digital and linear applications.
- Novel types of solid-state devices in unique modes of operation such as those utilizing the Hall effect, high-temperature circuit elements, and solid-state filters and delay lines.

Advanced circuitry with emphasis on significant developments in the art, to the exclusion of data on equipment design.

For further information, contact the public relations officer,

Lewis Winner,
152 West 42nd St.
New York 36, N. Y.

1961 WESTERN JOINT COMPUTER CONFERENCE

The annual Western Joint Computer Conference will be held in Los Angeles, Calif., on May 9-11, 1961, at the Ambassador Hotel. Dr. Walter F. Bauer is general chairman. See the CALLS FOR PAPERS below.

CALLS FOR PAPERS

1961 WESTERN JOINT COMPUTER CONFERENCE

The theme of the conference is "Extending Man's Intellect" to emphasize the role that computers have played in scientific, technical, and business advances in recent years.

Technical papers are solicited in the areas of systems, applications, and circuitry for both digital and analog computers. Papers are sought in a wide range of subjects including, for example, papers on large-scale computer systems, thin-film memory devices, cryogenic devices, automaton theory, pattern recognition, automatic programming, medical uses of computers, language data processing, neural models, solid-state devices and circuits, etc.

Detailed summaries of papers (three copies) should be submitted by December 15, 1960, to the program chairman,

C. T. Leondes
Department of Engineering
University of California
Los Angeles 24, Calif.

Final papers will be due on March 15, 1961.

INTERNATIONAL CONFERENCE ON MACHINE TRANSLATION OF LANGUAGES AND APPLIED LANGUAGE ANALYSIS

The Autonomics Division of the National Physical Laboratory announces the convening of an international conference on Machine Translation of Languages and Applied Language Analysis, to be held September 5-8, 1961, at the Laboratory, Teddington, Middlesex, England.

Written contributions to the conference are invited from workers engaged directly in research into the machine translation of natural languages and also from those who are concerned with the syntactic or semantic analyses of languages, where such analysis may be of help in achieving machine translation.

Papers should be sent to the Chairman of the papers subcommittee of the appropriate area, depending on the country of origin of authors, to be received by him by January 31, 1961.

USSR, Eastern Europe . . .	To be arranged
USA	Professor L. Dostert
	Georgetown University
	1715 Massachusetts
	Avenue
	Washington 6, D. C.,
	U.S.A.
All other countries	Dr. A. M. Uttley,
	Superintendent
	Autonomics Div.
	National Physical Lab.
	Teddington, Middlesex
	England

Six copies with six abstracts of each paper should be sent and should be typewritten with double-spacing, on one side of quarto sheets, and must be in one of the official languages of the Conference, *viz.*, English, Russian or French. In the texts of papers, only Roman and Cyrillic characters and standard-font symbols should be used, any other characters being put into tables and referred to from text. Illustration should be by line drawing only, on separate sheets and using India ink.

The Conference will take place in the new NPL Conference Center, which has a main hall to seat 400 with provision for relay of simultaneous translations of proceedings. These are two smaller conference rooms and ample restaurant facilities. Details of the Conference program and of arrangements for registration of delegates will be announced in the Spring of 1961. The Autonomics Division will be pleased to accept requests for these details at any time.

PUBLICATIONS AVAILABLE

PAPERS ON DATA TRANSMISSION

A collection of current data transmission papers has been issued by the American Institute of Electrical Engineers as Special Publication T-123. These papers were discussed by panels of experts on Monday, October 10, 1960, at the National Electronics Conference in a full-day session devoted to all aspects of this field. The collection includes tutorial papers on coding theory and signal design as well as descriptions and test results on a number of high-speed data transmission systems in the United States and continental Europe, impulse noise measurements on telephone circuits, mathematical models for data errors, and applications of coding to feedback communications and card transmission.

Special Publication T-123 may be ordered by remitting \$3.00 to

R. S. Gardner
Editorial Department
American Institute of
Electrical Engineers
33 West Thirty-ninth Street
New York 18, New York

The session at NEC was cosponsored by the Communication Theory Committee and Data Transmission Committee of the AIEE and the IRE Professional Groups on Communication Systems and Information Theory.

GOVERNMENT PUBLICATIONS AVAILABLE

Recent (free) government publications of interest to computer people include:

1) "Documentation, Indexing, and Retrieval of Scientific Information, a Study of Federal and Non-Federal Science Information Processing and Retrieval Information Programs," Comm. on Govt. Operations, U. S. Senate; 86th Congress, 2nd Session, Senate Document No. 113; U. S. Govt. Printing Office, Washington, 1960. (283 +xiii pp)

Brief reviews are given of most research efforts in the field, in many cases prepared by the participating organizations.

2) "Use of Electronic Data-Processing Equipment, Hearing before the Subcomm. on Census and Govt. Statistics of the Comm. on Post Office & Civil Service, House of Representatives," 86th Congress, 1st Session, June 5, 1959; U. S. Govt. Printing Office, Washington, 1960. (142 pp.)

The hearing provided representatives of the General Accounting Office and Bureau of the Budget an opportunity to testify regarding the trend of development and use of electronic data-processing equipment in the Federal Government. Status as of December, 1957, is reported in detail. The effect of the adoption and use of electronic data processing systems on personnel utilization and practices is also considered.

This *Notices* Section is open to all who have an announcement of a conference, symposium, session, publication, or other artifact of interest to the PGEC membership. Please send announcements to the *Editor*, who will put them in the first available issue. The right is reserved to edit the announcements, and to decide whether they indeed are aimed at our audience.

Index to

IRE TRANSACTIONS

ON

ELECTRONIC COMPUTERS

Volume EC-9, 1960

IRE Transactions on Electronic Computers

Index to Volume EC-9, 1960

Contents

Volume EC-9, Number 1, March, 1960

Arnold A. Cohen, Chairman, 1960-1961.....	1
High Density Digital Magnetic Recording Techniques, <i>A. S. Hoagland and G. C. Bacon</i>	2
The Optimal Organization of Serial Memory Transfers, <i>A. Gill</i>	12
The Design of Diode-Transistor NOR Circuits, <i>D. P. Masher</i> ..	15
Esaki Diode High-Speed Logical Circuits, <i>E. Goto, K. Murata, K. Nakazawa, K. Nakagawa, T. Moto-oka, Y. Matsuoka, Y. Ishibashi, H. Ishida, T. Soma, and E. Wada</i>	25
Magnetic Analogs of Relay Contact Networks for Logic, <i>D. B. Armstrong, T. H. Crowley, U. F. Gianola, and E. E. Newhall</i>	30
The Determination of Carry Propagation Length for Binary Addition, <i>G. W. Reitwiesner</i>	35
Regular Expressions and State Graphs for Automata, <i>R. F. McNaughton and H. Yamada</i>	39
A Method for the Design of Pattern Recognition Logic, <i>S. D. Stearns</i>	48
Optimization of Reference Signals for Character Recognition Systems, <i>I. Flores and L. Grey</i>	54
Frequency-to-Period-to-Analog Computer for Flowrate Measurement, <i>T. W. Berwin</i>	62
Soviet Computer Technology—1959, <i>W. H. Ware, Editor; S. N. Alexander, P. Armer, M. M. Astrahan, L. Bers, H. H. Goode, H. D. Huskey, and M. Rubinoff</i>	72
Correspondence.....	
Analog-Computer Representation of Inelastic Stops, <i>G. A. Korn</i>	121
Analysis and Methods for Detection of Some DC Amplifier Errors, <i>C. J. Nisson</i>	121
Minimization of Contact Network Subject to Reliability Specifications, <i>A. Gill</i>	122
Two Modulator-Switches for Computer Applications, <i>D. S. Kamat</i>	123
Concerning Abstracts, <i>E. J. Gauss</i>	125
Contributors.....	125
Reviews of Books and Papers in the Computer Field.....	
The Parametron, a Digital Computing Element which Utilizes Parametric Oscillation, Eiichi Goto, <i>Reviewed by G. B. Herzog</i>	130
Microwave Parametric Subharmonic Oscillators for Digital Computing, Fred Sterzer, <i>Reviewed by R. L. Wigington</i>	130
Vacuum Valves in Pulse Technique, book by P. A. Neeteson, <i>Reviewed by W. H. Surber</i>	131
Basics of Digital Computers, book by John S. Murphy, <i>Reviewed by E. J. McCluskey, Jr.</i>	131
PILOT—A New Multiple Computer System, A. L. Leiner, W. A. Notz, J. L. Smith, and A. Weinberger, <i>Reviewed by F. P. Brooks, Jr.</i>	131
Programming for Digital Computers, book by Joachim Jeanel, <i>Reviewed by F. S. Acton</i>	132
Algebraic Topological Methods for the Synthesis of Switching Systems, Part III, Minimization of Nonsingular Boolean Trees, J. Paul Roth and E. G. Wagner, <i>Reviewed by S. R. Petrick</i>	132
On the Classification of Boolean Functions, Solomon W. Golomb, and Logic Matrices and the Truth Function Problem, Douglas B. Netherwood, <i>Reviewed by R. L. Ashenhurst</i>	132
Analysis of Bilateral Iterative Networks, F. C. Hennie, <i>Reviewed by M. C. Paull</i>	133
Abstracts of Current Computer Literature.....	134
PGEC News and Notices.....	152

- Volume EC-9, Number 2, June, 1960

Sequence Detection Using All-Magnetic Circuits, <i>H. D. Crane</i>	155
--	-----

Comparison of Saturated and Nonsaturated Switching Circuit Techniques, <i>G. H. Goldstick</i>	161
Comparative Performance of Saturating and Current-Clamped High-Frequency Pulse Circuits (Abstract), <i>V. P. Mathis, H. Raillard, and J. J. Suran</i>	175
A New Core Switch for Magnetic Matrix Stores and Other Purposes, <i>I. P. V. Carter</i>	176
Submicrosecond Core Memories Using Multiple Coincidence, <i>H. P. Schlaeppli and I. P. V. Carter</i>	192
Magnetic Fields of Twistors Represented by Confocal Hollow Prolate Spheroids, <i>H. Chang and A. G. Milnes</i>	199
The Design of a General-Purpose Microprogram-Controlled Computer with Elementary Structure, <i>T. W. Kampe</i>	208
An Evaluation of Several Two-Summand Binary Adders, <i>J. Sklansky</i>	213
Conditional-Sum Addition Logic, <i>J. Sklansky</i>	226
Constant-Weight Counters and Decoding Trees, <i>W. H. Kautz</i>	231
Determination of the Irredundant Normal Forms of a Truth Function by Iterated Consensus of the Prime Implicants, <i>T. H. Mott, Jr.</i>	245
A Precision Amplitude-Distribution Amplifier, <i>W. F. Caldwell, G. A. Korn, V. R. Latorre, and G. R. Peterson</i>	252
A Pulse Position Modulation Analog Computer, <i>E. V. Bohn</i> ..	256
Correction to "The Determination of Carry Propagation Length for Binary Addition," <i>G. W. Reitwiesner</i>	261

Correspondence

A Note on Magnetic Shift Registers, <i>D. R. Bennion</i>	262
Comments on a Character Recognition Method of Bledsoe and Browning, <i>W. H. Highleyman and L. A. Kamensky</i>	263
Improved Arrangement of a Decimal Multiplier, <i>J. E. Croy</i> ...	263
Computation of an Expression for the Frequency Spectrum of a Two-Sided Signal, <i>T. A. Bickart</i>	263
Self-Complementary Symmetry Types of Boolean Functions, <i>B. Elspas</i>	264
Correction to "Self-Dual Symmetric Switching Functions with a Certain a -Number Constraint," <i>A. A. Mullin</i>	266
Progress Toward Block Diagram Standards, <i>R. P. Mayer</i>	266
Contributors.....	267

Reviews of Books and Papers in the Computer Field

All-Transistor Magnetic-Core Memories, B. T. Goda, W. R. Johnston, S. Markowitz, M. Rosenberg, and R. Stuart-Williams, <i>Reviewed by George R. Briggs</i>	270
LEM-1, Small Size General Purpose Digital Computer Using Magnetic (Ferrite) Elements, U. A. Machmudov, <i>Reviewed by R. C. Minnick</i>	270
Handbook of Automation, Computation, and Control, book by E. M. Grabbe, S. Ramo, and D. E. Wooldridge, <i>Reviewed by M. Rubinoff</i>	270
Automation and Computing, book by Andrew D. Booth, <i>Reviewed by G. Matze</i>	271
High Speed Computing, book by S. H. Hollingdale, <i>Reviewed by I. Flores</i>	272
A Comparison of Machine Organizations by Their Performance of the Iterative Solution of Linear Equations, <i>E. J. Gauss, Reviewed by D. N. Arden</i>	272
Shift-Register Code for Indexing Applications, M. Nadler and A. Sen Gupta, <i>Reviewed by N. Abramson</i>	272
Symbolic Logic and Intelligent Machines, book by E. C. Berkeley, <i>Reviewed by L. F. Jones</i>	272
Algebraic Topological Methods for Contact Network Analysis and Synthesis, C. Saltzer; Irredundant and Redundant Boolean Branch-Networks, L. Lofgren; The Path Matrix and Switching Functions, O. Wing and W. H. Kim, <i>Reviewed by S. Sesu</i>	273
On the Application of Dynamic Programming to the Synthesis	

of Logical Systems, R. Bellman, J. Holland, and R. Kalaba, <i>Reviewed by I. S. Reed</i>	273
On the Construction of Micro-Flowcharts, S. Gorn, P. Z. Ingberman, and J. B. Crozier, <i>Reviewed by T. A. Dolatta</i>	274
Abstracts of Current Computer Literature.....	275
PGEC News.....	293
Notices.....	294

Volume EC-9, Number 3, September, 1960

Tunnel Diode Digital Circuitry, <i>W. F. Chow</i>	295
Transistor Current Switching and Routing Techniques, <i>D. B. Jarvis, L. P. Morgan, and J. A. Weaver</i>	302
Magnetic Film Memories, A Survey, <i>A. V. Pohm and E. N. Mitchell</i>	308
Some Applications of Magnetic Film Parametrons as Logical Devices, <i>R. F. Schauer, R. M. Stewart, Jr., A. V. Pohm, and A. A. Read</i>	315
A Thin Magnetic Film Shift Register, <i>K. D. Broadbent</i>	321
Fluxlox—A Nondestructive, Random-Access Electrically Al- terable, High-Speed Memory Technique Using Standard Ferrite Memory Cores, <i>R. M. Tillman</i>	323
Magnetostrictive Ultrasonic Delay Lines for a PCM Commu- nication System, <i>D. A. Aaronson and D. B. James</i>	329
Error Detecting and Correcting Binary Codes for Arithmetic Operations, <i>D. T. Brown</i>	333
A Theorem for Deriving Majority-Logic Networks Within an Augmented Boolean Algebra, <i>R. Lindaman</i>	338
The Use of Parenthesis-Free Notation for the Automatic De- sign of Switching Circuits, <i>E. L. Lawler and G. A. Salton</i>	342
DC Amplifier Misalignment in Computing Systems, <i>R. L. Konigsberg</i>	352
A Feedback Method for Obtaining a Synchro Output Signal Proportional to Input Angle θ for Large θ , <i>M. B. Broughton</i> ..	359
A Solution to the Euler Angle Transformation Equations, <i>G. R. Grado</i>	362

Correspondence

The Neuristor, <i>H. D. Crane</i>	370
Generalized RTL Circuits—Supplementary, <i>S. C. Chao</i>	371
Casting Out Threes in Binary Numbers, <i>J. H. Germeroth</i>	373
Digital Programming for the Inversion of Z Transforms, <i>J. T. Tou</i>	373
Contributors.....	374

Reviews of Books and Papers in the Computer Field

The Decomposition of Switching Functions, <i>R. L. Ashenurst, Reviewed by J. Earle</i>	377
The Use of Multipurpose Logical Devices, <i>B. Dunham and J. H. North, Reviewed by D. B. Netherwood</i>	377
Simultaneous Logical Equations—Matrix Logic IV, <i>E. J. Schubert, Reviewed by T. A. Dolotta</i>	377
The Application of Graph Theory to the Synthesis of Contact Networks, <i>R. Gould, Reviewed by S. Okada</i>	378
Matrix Methods in the Theory of Switching, <i>Warren Semon, Reviewed by W. S. Humphrey, Jr.</i>	378
On a Theory of Boolean Functions, <i>S. B. Akers, Jr., Reviewed by T. Singer</i>	379
The Shortest Path Through a Maze, <i>Edward F. Moore, Re- viewed by H. M. Kuhn</i>	379
Symmetric Polynomials in Boolean Algebra, <i>S. Seshu and F. E. Hohn, Reviewed by G. W. Patterson</i>	379
Remarks on the Design of Sequential Circuits, <i>M. Rubinoff, Reviewed by O. Lowenschuss</i>	380
A Comparison of Sequential and Iterative Circuits, <i>E. J. Mc- Cluskey, Jr., Reviewed by G. A. Maley</i>	380
An Algebra for Periodically Time-Varying Linear Binary Sequence Transducers, <i>D. A. Huffman, Reviewed by N. Abramson</i>	380
On the Mechanical Simulation of Habit-Forming and Learning, <i>Saul Gorn; Two Notes on Machine Learning, Henrik H. Martens, Reviewed by H. Gelernter</i>	381
Pattern Recognition and Reading by Machine, <i>W. W. Bledsoe and I. Browning, Reviewed by H. Sherman</i>	381
Perceptron Simulation Experiments, <i>Frank Rosenblatt, Re- viewed by A. A. Mullin</i>	382
Penny Matching Machines, <i>Gerald M. White, Reviewed by D. W. Hagelbarger</i>	382

Alpha-Numeric Character Recognition Using Logical Opera- tions, <i>J. S. Bomba, Reviewed by H. Sherman</i>	382
The Multi-Sequence Computer as a Communications Tool, <i>J. N. Ackley, Reviewed by E. G. Newman</i>	382
Computers of the Future, <i>Rex Rice, Reviewed by R. A. Kudlich</i>	383
Engineering Design of the STRETCH Computer, <i>E. Bloch, Reviewed by A. Grasselli</i>	383
Design of Univac-LARC System: I, <i>J. P. Eckert, J. C. Chu, A. B. Tonik, and W. F. Schmitt, Reviewed by A. Grasselli</i> ..	383
Design of Univac-LARC System: II, <i>H. Lukoff, L. M. Span- dorfer, and F. F. Lee, Reviewed by A. Grasselli</i>	384
A Universal Computer Capable of Executing an Arbitrary Number of Sub-Programs Simultaneously; Iterative Cir- cuit Computers, <i>John Holland, Reviewed by S. Amarel</i>	384
Arithmetic and Control Techniques in a Multiprogram Com- puter, <i>N. Lourie, H. Schrimpf, R. Reach, and W. Kahn, Reviewed by R. S. Ledley</i>	385
Solid State Microwave High Speed Computers, <i>Jan A. Rajch- man, Reviewed by E. J. Slobodzinski</i>	386
High-Speed Switching by Rotational Remagnetization, <i>Her- bert B. Callen, Reviewed by D. O. Smith</i>	386
Deposited Magnetic Films as Logic Elements, <i>A. Franck, G. F. Marette, and B. I. Parsegyan, Reviewed by E. P. Stabler</i>	386
Particle Information in Magnetic Recording Tapes, <i>J. G. Woodward and E. Dellatorre, Reviewed by W. R. Chynoweth</i>	387
Microwave Logic, <i>W. D. Lewis, Reviewed by G. B. Herzog</i>	387
The Woven Cryotron Memory, <i>Albert E. Slade, Reviewed by R. R. Seeber, Jr.</i>	388
Applications of Boolean Matrices to the Analysis of Flow Dia- grams, <i>R. T. Prosser, Reviewed by D. D. Aufenkamp</i>	388
A Note on Error Detection in Noisy Logical Computers, <i>Murray Eden, Reviewed by A. A. Mullin</i>	388
Abstracts of Current Computer Literature.....	389
PGEC News.....	409
Notices.....	411

Volume EC-9, Number 4, December, 1960

Improvements to Current Switching, <i>F. K. Buelow</i>	413
System Application of Hybrid Logic Circuitry, <i>J. T. Lynch and J. J. Karew</i>	418
Esaki Diode Logic Circuits, <i>G. W. Neff, S. A. Butler, and D. L. Critchlow</i>	423
Tunnel Diode Logic Circuits, <i>R. H. Bergman</i>	430
A Secondary-Emission Pulse Circuit, Its Analysis and Appli- cation, <i>J. A. Narud</i>	439
An Electrically Alterable Nondestructive Twistor Memory, <i>R. L. Gray</i>	451
Current Build-Up in Avalanche Transistors with Resistance Loads, <i>D. J. Hamilton</i>	456
High-Speed Transistorized Adder for a Digital Computer, <i>F. Saller</i>	461
Fast High-Accuracy Binary Parallel Addition, <i>H. C. Hendrick- son</i>	463
Characterizing Experiments for Finite-Memory Binary Au- tomata, <i>A. Gill</i>	469
Statistical Recognition Functions and the Design of Pattern Recognizers, <i>T. Marill and D. M. Green</i>	472
The Simplification of Multiple-Output Switching Networks Composed of Unilateral Devices, <i>G. C. Vandling</i>	477
Uniqueness of Weighted Code Representations, <i>G. P. Weeg</i>	487
Analog Representation of Poisson's Equation in Two Dimen- sions, <i>R. J. Martin, N. A. Masnari, and J. E. Rowe</i>	490
A New, Solid-State, Nonlinear Analog Component, <i>L. D. Kovach and W. Comley</i>	490
Solving Integral Equations on a Repetitive Differential Ana- lyzer, <i>R. Tomović and N. Parezanović</i>	503
A New Technique for Analog Integration and Differentiation, <i>M. A. Thomae</i>	507
Correction to "Conditional-Sum Addition Logic," <i>J. Sklansky</i>	509

Correspondence

A Note on the Simultaneous-Carry-Generation System for High-Speed Adders, <i>M. Lehman and N. Burla</i>	510
Periodic Binary Time Series and Their Relation to Boolean Functions, <i>P. J. van Heerden</i>	510
Contributors.....	511

Reviews of Books and Papers in the Computer Field

A Functional Canonical Form, H. Allen Curtis, <i>Reviewed by B. Harris</i>	515
Applied Boolean Algebra, an Elementary Introduction, book by Franz E. Hohn, <i>Reviewed by E. J. Smith</i>	515
Algebraic Topological Methods in Synthesis, J. Paul Roth, <i>Reviewed by T. H. Mott, Jr.</i>	516
Encoding of Incompletely Specified Boolean Matrices, T. A. Dolotta and E. J. McCluskey, Jr., <i>Reviewed by I. L. Lebow and T. C. Bartee</i>	517
Machine Analysis of Switching Circuits, P. P. Parkhomenko; The Analysis and Synthesis of Certain Discrete Contactless Circuits, B. I. Rameev and Yu. A. Shreider; Minimization to the Boolean Functions Characterizing Switching Circuits, M. A. Gavrilov, <i>Reviewed by T. C. Bartee</i>	517
Symmetric Switching Functions, Matrix Logic V, E. J. Schubert, <i>Reviewed by J. Earle</i>	518
Matrix Algebra of Sequential Logic, Matrix Logic III, E. J. Schubert, <i>Reviewed by W. H. Kauts</i>	519
A Theory of Asynchronous Circuits, D. E. Muller and W. S. Bartky, <i>Reviewed by T. H. Crowley</i>	519
The Logic of Fixed and Growing Automata, Arthur W. Burks, <i>Reviewed by R. McNaughton</i>	520
The Historical Development and Predicted State-of-the-Art of the General Purpose Digital Computer, C. P. Bourne and D. Ford, <i>Reviewed by J. P. Eckert</i>	520
Communications Within a Polymorphic Intellectronic System, G. P. West and R. J. Koerner, <i>Reviewed by J. L. Smith</i>	520
Horizons in Computer System Design, Walter F. Bauer, <i>Reviewed by W. A. Notz</i>	521
Organization of Computer Systems—the Fixed Plus Variable Structure Computer, Gerald Estrin, <i>Reviewed by R. B. Lazarus</i>	521
Digital Computer Principles, book by Wayne C. Irwin, <i>Reviewed by W. L. Kilmer</i>	521
A Built-In Table Look-Up Arithmetic Unit, R. C. Jackson, W. H. Rhodes, Jr., W. D. Winger, and J. G. Brenza, <i>Reviewed by A. W. Roberts</i>	522
Use of a Computer to Design Character Recognition Logic, R. J. Evey, <i>Reviewed by W. Doyle</i>	522
Symbolic Logic in Language Engineering, H. M. Semarne, <i>Reviewed by C. M. Mooers</i>	522
Automatic Systems and Logical Design Techniques for the RW-33 Computer System, T. A. Connolly; The R-W Logic Simulation Program, H. Adler, H. Jacobs, and J. Katz, <i>Reviewed by R. K. Richards</i>	523
Two Theorems of Statistical Separability in the Perceptron,	

F. Rosenblatt, <i>Reviewed by A. G. Konheim</i>	523
Self-Organizing Systems, Proceedings of an Interdisciplinary Conference, M. C. Yovits and S. Cameron, Eds., <i>Reviewed by A. A. Mullin</i>	523
A Self-Organizing Binary System, Richard L. Mattson, <i>Reviewed by W. A. Clark</i>	524
Automatic Control by Visual Signals, W. K. Taylor, <i>Reviewed by L. D. Harmon</i>	525
Pandemonium, A Paradigm for Learning, O. G. Selfridge, <i>Reviewed by O. Firschein</i>	525
Selected Semiconductor Circuits Handbook, Seymour Schwartz, Ed., <i>Reviewed by J. L. Walsh</i>	525
Integrated Magnetic Circuits for Synchronous Sequential Logic Machines, U. F. Gianola, <i>Reviewed by A. W. Lo</i>	526
Negative-Resistance Elements as Digital Computer Components, Morton H. Lewin, <i>Reviewed by W. F. Chow</i>	526
On Microelectronic Components, Interconnections, and System Fabrication, Kenneth R. Shoulders, <i>Reviewed by P. B. Myers</i>	526
Chemical Switches, B. K. Green, E. Berman, B. Katchen, L. Schleicher, and J. J. Stansbrey, <i>Reviewed by L. Lapidus</i>	527
Characteristics of a Multiple Magnetic Plane Thin Film Memory Device, K. D. Broadbent, S. Shohara and G. Wolfe, <i>Reviewed by A. V. Pohm</i>	527
A Tunnel Diode Tenth Microsecond Memory, M. M. Kaufman, <i>Reviewed by R. E. McMahon</i>	527
Unifluxor: A Permanent Memory Element, A. Renard and W. J. Neumann, <i>Reviewed by A. H. Bobeck</i>	527
A Word-Oriented Transistor Driven Non-Destructive Read-out Memory, T. C. Penn and D. G. Fisher, <i>Reviewed by D. A. Meier</i>	528
Mathematical Methods for Digital Computers, A. Ralston and H. S. Wilf, Eds., <i>Reviewed by F. S. Acton</i>	528
The Generation of Pseudo-Random Numbers on Electronic Digital Computers, A. R. Edmonds, <i>Reviewed by N. Zierler</i>	529
An Analog Computer Nyquist Plotter, E. A. Goldberg, <i>Reviewed by W. K. Linvill</i>	529
An On-Line Solid-State Analog Computer for Automatic Gas Flow Compensation, F. P. Simmons, <i>Reviewed by Herbert M. Teager</i>	529
"Anatran"—First Step in Breeding the "Digilog," L. A. Ohlinger, <i>Reviewed by T. D. Truitt</i>	530
Abstracts of Current Computer Literature.....	531
Two-Year Cumulative Index for Abstracts of Current Computer Literature.....	547
PGEC News.....	573
Notices.....	574

Author Index

A	Bobeck, A. H. Dec 527(R)	Crowley, T. H. Mar 30, Dec 519(R)	Gill, A. Mar 12, Mar 122, Dec 469
Aaronson, D. A. Sep 329	Bohn, E. V. Jun 256	Croy, J. E. Jun 263	Goldstick, G. H. Jun 161
Abramson, N. Jun 272(R), Sep 380(R)	Briggs, G. R. Jun 270(R)		Goode, H. H. Mar 72
Acton, F. S. Mar 132(R), Dec 528(R)	Broadbent, K. D. Sep 321	D	Goto, E. Mar 25
Alexander, S. N. Mar 72	Brooks, F. P., Jr. Mar 131(R)	Dolotta, T. A. Jun 274(R), Sep 377(R)	Grado, G. R. Sep 362
Amarel, S. Sep 384(R)	Broughton, M. B. Sep 359	Doyle, W. Dec. 522(R)	Grasselli, A. Sep 383(R), Sep 384(R)
Arden, D. N. Jun 272(R)	Brown, D. T. Sep 333		Gray, R. L. Dec 451
Armer, P. Mar 72	Buelow, F. K. Dec 415	E	Green, D. M. Dec 472
Armstrong, D. B. Mar 30	Burla, N. Dec 510	Earle, J. Sep 377(R), Dec 518(R)	Grey, L. Mar 54
Ashenhurst, R. L. Mar 132(R)	Butler, S. A. Dec 423	Eckert, J. P. Dec 520(R)	
Astrahan, M. M. Mar 72		Elspas, B. Jun 264	H
Aufenkamp, D. D. Sep 388(R)	C		Hagelbarger, D. W. Sep 382(R)
	Caldwell, W. F. Jun 252		Hamilton, D. J. Dec 456
B	Carter, I. P. V. Jun 176, Jun 192		Harmon, L. D. Dec 525(R)
Bacon, G. C. Mar 2	Chang, H. Jun 199		Harris, B. Dec 515(R)
Bartee, T. C. Dec 517(R)	Chao, S. C. Sep 371		Hendrickson, H. C. Dec 465
Bennion, D. R. Jun 262	Chow, W. F. Sep 295, Dec 526(R)		Herzog, G. B. Mar 130(R), Sep 387(R)
Berman, R. H. Dec 430	Chynoweth, W. R. Sep 387(R)		Highleyman, W. H. Jun 263
Bers, L. Mar 72	Clark, W. A. Dec 524(R)		Hoagland, A. S. Mar 2
Berwin, T. W. Mar 62	Comley, W. Dec 496		Humphrey, W. S., Jr. Sep 378(R)
Bickart, T. A. Jun 263	Crane, H. D. Jun 155, Sep 370	G	
	Critchlow, D. L. Dec 423	Gauss, E. J. Mar 125	
		Gelernter, H. Sep 381(R)	
		Germeroth, J. H. Sep 373	
		Gianola, U. F. Mar 30	

Huskey, H. D. Mar 72

I

Ishibashi, Y. Mar 25
Ishida, H. Mar 25

J

James, D. B. Sep 329
Jarvis, D. B. Sep 302
Jones, L. F. Jun 272(R)

K

Kamat, D. S. Mar 123
Kamentsky, L. A. Jun 263
Kampe, T. W. Jun 208
Karew, J. J. Dec 418
Kautz, W. H. Jun 231, Dec 519(R)
Kilmer, W. L. Dec 521(R)
Konheim, A. G. Dec 523(R)
Konigsberg, R. L. Sep 352
Korn, G. A. Mar 121, Jun 252
Kovach, L. D. Dec 496
Kudlich, R. A. Sep 383(R)
Kuhn, H. W. Sep 379(R)

L

Lapidus, L. Dec 527(R)
Latorre, V. R. Jun 252
Lawler, E. L. Sep 342
Lazarus, R. B. Dec 521(R)
Lebow, I. L. Dec 517(R)
Ledley, R. S. Sep 385(R)
Lehman, M. Dec 510
Lindaman, R. Sep 338
Linvill, W. K. Dec 529(R)
Lo, A. W. Dec 526(R)
Lowenschuss, O. Sep 380(R)
Lynch, J. T. Dec 418

M

Maley, G. A. Sep 380(R)
Marill, T. Dec 472
Martin, R. J. Dec 430
Masher, D. P. Mar 15
Masnari, N. A. Dec 490
Mathis, V. P. Jun 175
Matsuoka, Y. Mar 25
Matze, G. Sep 271(R)
Mayer, R. P. Jun 266
McCluskey, E. J., Jr. Mar 131 (R)

McMahon, R. E. Dec 527(R)
McNaughton, R. F. Mar 39, Dec 520(R)
Meier, D. A. Dec 528(R)
Milnes, A. G. Jun 199
Minnick, R. C. Jun 270(R)
Mitchell, E. N. Sep 308
Mooers, C. N. Dec 522(R)
Morgan, L. P. Sep 302
Moto-oka, T. Mar 25
Mott, T. H., Jr. Jun 245, Dec 516(R)
Mullin, A. A. Jun 266, Sep 382(R), Sep 388(R), Dec 523(R)
Murata, K. Mar 25
Myers, P. B. Dec 526(R)

N

Nakagawa, K. Mar 25
Nakazawa, K. Mar 25
Narud, J. A. Dec 439
Neff, G. W. Dec 423
Netherwood, D. B. Sep 377(R)

Newhall, E. E. Mar 30
Newman, E. G. Sep 382(R)
Nisson, C. J. Mar 121
Notz, W. A. Dec 521(R)

O

Okada, S. Sep 378(R)

P

Parezanović, N. Dec 503
Patterson, G. W. Sep 379(R)
Paull, M. C. Mar 133(R)
Peterson, G. R. Jun 252
Petric, S. R. Mar 132(R)
Pohm, A. V. Sep 308, Sep 315, Dec 527(R)

R

Raillard, H. Jun 175
Read, A. A. Sep 315
Reed, I. S. Jun 273(R)
Reitwiesner, G. W. Mar 35, June 261
Richards, R. K. Dec 523(R)
Roberts, A. W. Dec 522(R)
Rowe, J. E. Dec 490
Rubinoff, M. Mar 72, Jun 270 (R)

S

Salter, F. Dec 461
Schauer, R. F. Sep 315
Schlaeppe, H. P. Jun 192
Seeber, R. R., Jr. Sep 388(R)
Seshu, S. Jun 273(R)
Sherman, H. Sep 381(R), Sep 382(R)
Singer, T. Sep 379(R)
Sklansky, J. Jun 213, Jun 226, Dec 509
Slobodzinski, E. J. Sep 386(R)
Smith, D. O. Sep 386(R)
Smith, E. J. Dec 515(R)
Smith, J. L. Dec 520(R)
Soma, T. Mar 25
Stabler, E. P. Sep 386(R)
Stearns, S. D. Mar 48
Stewart, R. M. Jr. Sep 315
Suran, J. J. Jun 175
Surber, W. H. Mar 131(R)

T

Teager, H. M. Dec 529(R)
Thomae, M. A. Dec 507
Tillman, R. M. Sep 323
Tomović, R. Dec 503
Tou, J. T. Sep 373
Truitt, T. D. Dec 530(R)

V

Vandling, G. C. Dec 477
van Heerden, P. J. Dec 510

W

Wada, E. Mar 25
Walsh, J. L. Dec 525(R)
Ware, W. H. Mar 72
Weaver, J. A. Sep 302
Weeg, G. P. Dec 487
Wigington, R. L. Mar 130(R)

Y

Yamada, H. Mar 39

Z

Zierler, N. Dec 529(R)

Authors of Books and
Papers Reviewed

Ackley, J. N. Sep 382
Adler, H. Dec 523
Ackers, S. B., Jr. Sep 379
Ashenhurst, R. L. Sep 377

Bartky, W. S. Dec 519
Bauer, W. F. Dec 521
Bellman, R. Jun 273
Berkeley, E. C. Jun 272
Berman, E. Dec 527
Bledsoe, W. W. Sep 381
Bloch, E. Sep 383
Bomba, J. S. Sep 382
Booth, A. D. Jun 271
Bourne, C. P. Dec 520
Brenza, J. G. Dec 522
Broadbent, K. D. Dec 527
Browning, I. Sep 381
Burks, A. W. Dec 520

Callen, H. B. Sep 386
Cameron, S. Dec 523
Chu, J. C. Sep 383
Connolly, T. A. Dec 523
Crozier, J. B. Jun 274
Curtis, H. A. Dec 515

Dellatorre, E. Sep 387
Dolotta, T. A. Dec 517
Dunham, B. Sep 377

Eckert, J. P. Sep 383
Eden, M. Sep 388
Edmonds, A. R. Dec 529
Estrin, G. Dec 521
Evey, R. J. Dec 522

Fisher, D. G. Dec 528
Ford, D. Dec 520
Franck, A. Sep 386

Gauss, E. J. Jun 272
Gavrilov, M. A. Dec 517
Gianola, U. F. Dec 526
Goda, B. T. Jun 270
Goldberg, E. A. Dec 529
Gorn, S. Jun 274
Goto, E. Mar 130
Gould, R. Sep 378
Grabbe, E. M. Jun 270
Green, B. K. Dec 527

Hennie, F. C. Mar 133
Hohn, F. E. Sep 379, Dec 515
Holland, J. Jun 273, Sep 384
Hollingdale, S. H. Jun 272
Huffman, D. A. Sep 380

Ingerman, P. Z. Jun 274
Irwin, W. C. Dec 521

Jackson, R. C. Dec 522
Jacobs, H. Dec 523
Jeenel, J. Mar 132
Johnston, W. R. Jun 270

Kahn, W. Sep 385
Kalaba, R. Jun 273
Katchen, B. Dec 527
Katz, J. Dec 523
Kaufman, M. M. Dec 527
Kim, W. H. Jun 273
Koerner, R. J. Dec 520

Lee, F. F. Sep 384
Leiner, A. L. Mar 131
Lewin, M. H. Dec 526
Lewis, W. D. Sep 387

Lofgren, L. Jun 273
Lourie, N. Sep 385
Lukoff, H. Sep 384

Machmudov, U. A. Jun 270
Marette, G. F. Sep 386
Markowitz, S. Jun 270
Martens, H. H. Sep 381
Mattson, R. L. Dec 524
McCluskey, E. J., Jr. Sep 380, Dec 517
Moore, E. F. Sep 379
Muller, D. E. Dec 519
Murphy, J. S. Mar 131

Nadler, M. Jun 272
Neeteson, P. A. Mar 131
Netherwood, D. B. Mar 132
Neumann, W. J. Dec 527
North, J. H. Sep 377
Notz, W. A. Mar 131

Ohlinger, L. A. Dec 530

Parkhomenko, P. P. Dec 517
Pargseyan, B. I. Sep 386
Penn, T. C. Dec 528
Prosser, R. T. Sep 388

Rajchman, J. A. Sep 386
Ralston, A. Dec 528
Rameev, B. I. Dec 517
Ramo, S. Sep 270
Reach, R. Sep 385
Renard, A. Dec 527
Rhodes, W. H., Jr. Dec 522
Rice, R. Sep 383
Rosenberg, M. Jun 270
Rosenblatt, F. Sep 382, Dec 523
Roth, J. P. Mar 132, Dec 516
Rubinoff, M. Sep 380

Saltzer, C. Jun 273
Schleicher, L. Dec 527
Schmitt, W. F. Sep 383
Schrimpf, H. Sep 385
Schubert, E. J. Sep 377, Dec 518, Dec 519

Schwartz, S. Dec 525
Selfridge, O. G. Dec 525
Semarne, H. M. Dec 522
Semon, W. Sep 378
Sen Gupta, A. Jun 272
Seshu, S. Sep 379
Shohara, S. Dec 527
Shoulders, K. R. Dec 526
Shreider, Y. A. Dec 517
Simmmons, F. P. Dec 529
Slade, A. E. Sep 388
Smith, J. L. Mar 131
Spandorfer, L. M. Sep 384
Stansbrey, J. J. Dec 527
Sterzer, F. Mar 130
Stuart-Williams, R. Jun 270

Taylor, W. K. Dec 525
Tonik, A. B. Sep 383

Wagner, E. G. Mar 132
Weinberger, A. Mar 131
West, G. P. Dec 520
White, G. M. Sep 382
Wilf, H. S. Dec 528
Wing, O. Jun 273
Winger, W. D. Dec 522
Wolfe, G. Dec 527
Woodward, J. G. Sep 387
Wooldridge, D. E. Jun 270

Yovits, M. C. Dec 523

Subject Index

A

Abstracts, Concerning Mar 125
 Adder, High-Speed Transistorized, for a Digital Computer Dec 461
 Adders, High-Speed, Simultaneous-Carry-Generation System for Dec 510
 Adders, Two-Summand Binary Jun 213
 Addition:
 Binary, Carry Propagation Length for Mar 35, Jun 261
 Binary Parallel, Fast High-Accuracy Dec 465
 Logic, Conditional-Sum Jun 226
 Algebra for Time-Varying Binary Sequence Transducers Sep 380(R)
 Algebraic Topological Methods for Network Analysis Jun 273(R)
 Algebraic Topological Methods in Synthesis Dec 516(R)
 Algebraic Topological Methods for the Synthesis of Switching Systems Mar 132(R)
 Amplifier, DC, Detection of Some Errors Mar 121
 Amplifier, DC, Misalignment in Computing Systems Sep 352
 Amplifier, A Precision Amplitude-Distribution Jun 252
 Analog Component, A New Solid-State Non-linear Dec 496
 Analog Computer Nyquist Plotter Dec 529(R)
 Analog Computer, On-Line Solid-State, for Automatic Gas Flow Compensation Dec 529(R)
 Analog-Computer Representation of Inelastic Stops Mar 121
 Analog Integration and Differentiation, New Technique for Dec 507
 Analog Representation of Poisson's Equation in Two Dimensions Dec 490
 "Anatran," First Step in Breeding the "Diginalog" Dec 530(R)
 Arithmetic and Control Techniques in Multiprogram Computer Sep 385(R)
 Arithmetic Unit, A Built-In Table Look-Up Dec 522(R)
 Asynchronous Circuits, Theory of Dec 519(R)
 Automata:
 Finite-Memory Binary, Characterizing Experiments for Dec 469
 Logic of Fixed and Growing Dec 520(R)
 Regular Expressions and State Graphs for Mar 39
 Automatic Control by Visual Signals Dec 525(R)
 Automation, Computation, and Control, Handbook of Jun 270(R)
 Automation and Computing Jun 271(R)
 Avalanche Transistors with Resistance Loads, Current Build-Up in Dec 456

B

Binary Adders, Two-Summand Jun 213
 Binary Addition, Carry Propagation Length for Jun 261, Mar 35
 Binary Automata, Characterizing Experiments for Finite-Memory Dec 469
 Binary Numbers, Casting Out Threes in Sep 373
 Binary Parallel Addition, Fast High-Accuracy Dec 465
 Binary System, Self-Organizing Dec 524(R)

Binary Time Series, Periodic, Relation to Boolean Functions Dec 510
 Block Diagram Standards, Progress Toward Jun 266
 Boolean Algebra, Applied Dec 515(R)
 Boolean Algebra, Augmented, Deriving Majority-Logic Networks with Sep 338
 Boolean Algebras, Symmetric Polynomials in Sep 379(R)
 Boolean Branch-Networks, Irredundant and Redundant Jun 273(R)
 Boolean Functions:
 Classification of Mar 132(R)
 Periodic Time Series, Relation to Dec 510
 Self-Complementary Symmetry Types of Jun 264
 Theory of Sep 379(R)
 Boolean Functions Characterizing Switching Circuits Dec 517(R)
 Boolean Matrices, Applications to Analysis of Flow Diagrams Sep 388(R)
 Boolean Matrices, Encoding of Incompletely Specified Dec 517(R)

C

Canonical Form, Functional Dec 515(R)
 Carry-Generation System for High-Speed Adders, Simultaneous Dec 510
 Carry Propagation Length for Binary Addition Mar 35, Jun 261
 Character Recognition, Alpha-Numeric, Using Local Operations Sep 382(R)
 Character Recognition Logic, Computer to Design Dec 522(R)
 Character Recognition Method of Bledsoe and Browning Jun 263
 Character Recognition Systems, Optimization of Reference Signals for Mar 54
 Chemical Switches Dec 527(R)
 Circuits, Analysis and Synthesis of Contactless Dec 517(R)
 Circuits, Generalized RTL Sep 371
 Code Representations, Weighted, Uniqueness of Dec 487
 Code, Shift-Register, for Indexing Applications Jun 272(R)
 Codes, Error Detecting and Correcting Binary, for Arithmetic Operations Sep 333
 Communications Within a Polymorphic Intellectronic System Dec 520(R)
 Components, Microelectronic, Interconnections, and System Fabrication Dec 526(R)
 Components, Negative-Resistance Elements as Digital Computer Dec 526(R)
 Computation, Automation, and Control, Handbook of Jun 270(R)
 Computer:
 Analog, Representation of Inelastic Stops Mar 121
 Arithmetic and Control Techniques in Multiprogram Sep 385(R)
 Design of a Microprogram-Controlled, with Elementary Structure Jun 208
 Digital, High-Speed Transistorized Adder for Dec 461
 Frequency-to-Period-to-Analog, for Flow-rate Measurement Mar 62
 History and State-of-the-Art of the General-Purpose Digital Dec 520(R)
 Modulator-Switches for Mar 123
 Multi-Sequence, as a Communications Tool Sep 382(R)
 On-Line Solid-State, for Automatic Gas Flow Compensation Dec 529(R)

Pulse Position Modulation Analog Jun 256
 Small General-Purpose Digital, Using Ferrite Elements Jun 270(R)
 STRETCH, Design of Sep 383(R)
 Technology, Soviet Mar 72
 Computer to Design Character Recognition Logic Dec 522(R)
 Computer Principles, Digital Dec 521(R)
 Computer System Design, Horizons in Dec 521(R)
 Computer System, Logical Design Techniques for the RW-33 Dec 523(R)
 Computer System, Multiple, PILOT Mar 131(R)
 Computer Systems, Organization of Dec 521(R)
 Computers:
 Basics of Digital Mar 131(R)
 Error Detection in Noisy Logical Sep 388(R)
 Iterative Circuit Sep 384(R)
 Mathematical Methods for Digital Dec 528(R)
 Programming for Digital Mar 132(R)
 Solid-State Microwave High-Speed Sep 386(R)
 Computers of the Future Sep 383(R)
 Computing, Automation and Jun 271(R)
 Computing, High-Speed Jun 272(R)
 Contact Networks Subject to Reliability Specifications, Minimization of Mar 122
 Control, Automation, Computation and, Handbook of Jun 270(R)
 Counters, Constant-Weight, and Decoding Trees Jun 231
 Cryotron Memory, The Woven Sep 388(R)

D

Decoding Trees, Constant-Weight Counters and Jun 231
 Delay Lines, Magnetostrictive Ultrasonic, for a PGM System Sep 329
 Detection, Sequence, Using All-Magnetic Circuits Jun 155
 Differential Analyzer, Repetitive, Solving Integral Equations on a Dec 503
 Differentiation, Analog Integration and, New Technique for Dec 507
 "Diginalog," "Anatran," First Step in Breeding the Dec 530(R)
 Digital Circuitry, Tunnel Diode Sep 295
 Diode, Design of Transistor NOR Circuits Mar 15

E

Encoding of Incompletely Specified Boolean Matrices Dec 517(R)
 Error Detecting and Correcting Binary Codes for Arithmetic Operations Sep 333
 Error Detection in Noisy Logical Computers Sep 388(R)
 Esaki Diodes: *See* Tunnel Diodes
 Euler Angle Transformation Equations, Solution to Sep 362

F

Feedback Method for Obtaining a Synchronous Output Proportional to Input Angle Sep 359
 Ferrite Cores, Flux Memory Using Standard Sep 323
 Ferrite Elements, Small General-Purpose Digital Computer Using Jun 270(R)
 Film Memories, Magnetic, A Survey Sep 308

Film Memory Device, Thin, Multiple Magnetic Plane Dec 527(R)
 Film Parametrons, Magnetic, as Logical Devices Sep 315
 Film, Thin Magnetic, Shift Register Sep 321
 Films, Deposited Magnetic, as Logic Elements Sep 386(R)
 Flow Diagrams, Applications of Boolean Matrices to Analysis of Sep 388(R)
 Flowcharts, Construction of Micro- Jun 274(R)
 Flowrate Measurement, Frequency-to-Period-to-Analog Computer for Mar 62
 Fluxlox Memory Using Standard Ferrite Cores Sep 323
 Frequency Spectrum of a Two-Sided Signal, Computation of Jun 263

G

Gas Flow Compensation, Automatic, On-Line Solid-State Analog Computer for Dec 529(R)
 Generation of Pseudo-Random Numbers on Digital Computers Dec 529(R)
 Graph Theory, Application to the Synthesis of Contact Networks Sep 378(R)

I

Indexing Applications, Shift-Register Code for Jun 272(R)
 Integral Equations on a Repetitive Differential Analyzer, Solving Dec 503
 Integrated Magnetic Circuits for Synchronous Sequential Logic Machines Dec 526(R)
 Integration and Differentiation, Analog, New Technique for Dec 507
 Intellectronic System, Communications Within a Polymorphic Dec 520(R)
 Intelligent Machines, Symbolic Logic and Jun 272(R)
 Iterative Circuits, Comparison of Sequential and Sep 380(R)

L

Language Engineering, Symbolic Logic in Dec 522(R)
 Learning, Mechanical Simulation of Habit-Forming and Sep 381(R)
 Learning, Pandemonium, A Paradigm for Dec 525(R)
 Logic:
 Circuitry, Hybrid, System Application of Dec 418
 Circuits, Tunnel Diode Dec 423, Dec 430
 Computer to Design Character Recognition Dec 522(R)
 Conditional-Sum Addition Jun 226
 Magnetic Analogs of Relay Contact Networks for Mar 30
 Microwave Sep 387(R)
 Pattern Recognition, Design of Mar 48
 Symbolic, and Intelligent Machines Jun 272(R)
 Symbolic, in Language Engineering Dec 522(R)
 Logic Elements, Deposited Magnetic Films as Sep 386(R)
 Logic of Fixed and Growing Automata Dec 520(R)
 Logic Matrices and the Truth Function Problem Mar 132(R)
 Logic Simulation Program, R-W Dec 523(R)
 Logical Circuits, Tunnel Diode High-Speed Mar 25
 Logical Design Techniques for the RW-33 Computer System Dec 523(R)

Logical Devices, Magnetic Film Parametrons as Sep 315
 Logical Devices, Use of Multipurpose Sep 377(R)
 Logical Equations, Simultaneous Sep 377(R)
 Logical Systems, Application of Dynamic Programming to Synthesis of Jun 273(R)

M

Machine Organizations, Comparison of Jun 272(R)
 Magnetic Analogs of Relay Contact Networks for Logic Mar 30
 Magnetic Circuits, All, Sequence Detection Using Jun 155
 Magnetic Film Memories, A Survey Sep 308
 Magnetic Film Parametrons as Logical Devices Sep 315
 Magnetic Films, Deposited, as Logic Elements Sep 386(R)
 Magnetic Matrix Stores, Core Switch for Jun 176
 Magnetic Recording, High Density Digital Mar 2
 Magnetic Recording Tapes, Particle Information in Sep 387(R)
 Magnetic Shift Registers Jun 262
 Magnetic, Thin Film Shift Registers Sep 321
 Magnetostrictive Ultrasonic Delay Lines for a PGM System Sep 329
 Majority-Logic Networks with Augmented Boolean Algebra, Deriving Sep 338
 Mathematical Methods for Digital Computers Dec 528(R)
 Matrix Algebra of Sequential Logic Dec 519(R)
 Matrix Methods in Theory of Switching Sep 378(R)
 Maze, The Shortest Path Through a Sep 379(R)
 Memories:
 All-Transistor Magnetic-Core Jun 270(R)
 Magnetic Film, A Survey Sep 308
 Submicrosecond Core, Using Multiple Coincidence Jun 192

Memory:

 Binary, Automata, Finite, Characterizing Experiments for Dec 469
 Fluxlox, Using Standard Ferrite Cores Sep 323
 Optimal Organization of Serial Transfers Mar 12
 Tunnel Diode Tenth Microsecond Dec 527(R)
 Twistor, Electrically Alterable Nondestructive Dec 451
 Word-Oriented Transistor Driven Nondestructive Readout Dec 528(R)
 the Woven Cryotron Sep 388(R)
 Memory Device, Thin Film, Multiple Magnetic Plane Dec 527(R)
 Memory Element, Permanent, Unifluxor Dec 527(R)
 Microelectronic Components, Interconnections, and System Fabrication Dec 526(R)
 Microwave High-Speed Computers, Solid-State Sep 386(R)
 Microwave Logic Sep 387(R)
 Modulator-Switches for Computer Mar 123
 Multiplier, Decimal, Improved Arrangement of a Jun 263

N

Negative-Resistance Elements as Digital Computer Components Dec 526(R)
 Network Analysis, Algebraic Topological Methods for Jun 273(R)

Networks, Bilateral Iterative Mar 133(R)
 Neuristor, The Sep 370
 NOR Circuits, Design of Diode-Transistor Mar 15
 Nyquist Plotters, Analog Computer Dec 529(R)

P

Pandemonium, A Paradigm for Learning Dec 525(R)
 Parametric Subharmonic Oscillators, Microwave, for Digital Computing Mar 130(R)
 Parametron, Digital Computing Element Utilizing Parametric Oscillation Mar 130(R)
 Parametrons, Magnetic Film, as Logical Devices Sep 315
 Pattern Recognition, Logic Design of Mar 48
 Pattern Recognition and Reading by Machine Sep 381(R)
 Pattern Recognition, Statistical Recognition Functions and the Design of Dec 47
 Penny Matching Machines Sep 382(R)
 Perceptron Simulation Experiments Sep 382(R)
 Perceptron, Statistical Separability in the Dec 523(R)
 PILOT, Multiple Computer System Mar 131(R)
 Poisson's Equation in Two Dimensions Analog Representation of Dec 490
 Programming, Application of Dynamic, to Synthesis of Logical Systems Jun 273(R)
 Programming for Digital Computers Mar 132(R)
 Programming, Digital, for the Inversion of Z Transforms Sep 373
 Pulse Circuit, Secondary Emission Dec 430
 Pulse Circuits, High-Frequency, Comparative Performance of Jun 175
 Pulse Position Modulation Analog Computer Jun 256

R

Reading by Machine, Pattern Recognition and Sep 381(R)
 Recognition Functions, Statistical, and the Design of Pattern Recognition Dec 472
 Recording, Magnetic, High Density Digital Mar 2
 Relay Contact Networks for Logic, Magnetic Analogs of Mar 30
 Reliability Specifications, Minimization of Contact Networks Subject to Mar 122

S

Secondary Emission Pulse Circuit Dec 430
 Self-Organizing Binary System Dec 524(R)
 Self-Organizing Systems, Proceedings of Conference Dec 523(R)
 Semiconductor Circuits Handbook Dec 525(R)
 Sequence Detection Using All-Magnetic Circuits Jun 155
 Sequence Transducers, Algebra for Time Varying Binary Sep 380(R)
 Sequential Circuits, Design of Sep 380(R)
 Sequential and Iterative Circuits, Comparison of Sep 380(R)
 Sequential Logic Machines, Integrated Magnetic Circuits for Synchronous Dec 526(R)
 Sequential Logic, Matrix Algebra of Dec 519(R)
 Shift-Register Code for Indexing Applications Jun 272(R)

Shift Register, Thin Magnetic Film Sep 321
 Shift Registers, Magnetic Jun 262
 Simulation Experiments, Perceptron Sep 381(R)
 Simulation, Mechanical, of Habit-Forming and Learning Sep 381(R)
 Simulation Program, R-W Logic Dec 523(R)
 Solid-State Nonlinear Analog Component, A New Dec 496
 Soviet Computer Technology—1959 Mar 72
 Standards, Block Diagram, Progress Toward Jun 266
 Statistical Recognition Functions and the Design of Pattern Recognition Dec 472
 STRETCH Computer, Design of Sep 383(R)
 Switch, Core, for Magnetic Matrix Stores Jun 176
 Switches, Chemical Dec 527(R)
 Switches, Modulator, for Computer Mar 123
 Switching:
 Circuit Techniques, Comparison of Jun 161
 Circuits, Parenthesis-Free Notation for Automatic Design of Sep 342
 Functions, Correction to Self-Dual Symmetric Jun 266
 High-Speed, by Rotational Remagnetization Sep 386(R)
 Improvements to Current Dec 415
 Matrix Methods in Theory of Sep 378(R)

Networks, Multiple-Output, Simplification of Dec 477
 Transistor Current, and Routing Techniques Sep 302
 Switching Circuits, Boolean Functions Characterizing Dec 517(R)
 Switching Circuits, Machine Analysis of Dec 517(R)
 Switching Functions, Decomposition of Sep 377(R)
 Switching Functions, The Path Matrix and Jun 273(R)
 Switching Functions, Symmetric Dec 518(R)
 Switching Systems, Algebraic Topological Methods for the Synthesis of Mar 132(R)
 Synchro Output Proportional to Input Angle, Feedback Method for Obtaining a Sep 359

T

Thin Film Memory Device, Multiple Magnetic Plane Dec 527(R)
 Thin Magnetic Film Shift Register Sep 321
 Transformation Equations, Euler Angle, Solution to Sep 362
 Transistor Current Switching and Routing Techniques Sep 302
 Transistors, Avalanche, with Resistance Loads, Current Build-Up in Dec 456

Trees, Decoding, Constant-Weight Counters and Jun 231
 Truth Function, Irredundant Normal Forms of a Jun 245
 Twistor Memory, Electrically Alterable Nondestructive Dec 451
 Twistors, Magnetic Fields of Jun 199
 Tunnel Diode Digital Circuitry Sep 295
 Tunnel Diode High-Speed Logical Circuits Mar 25
 Tunnel Diode Logic Circuits Dec 430
 Tunnel Diode Tenth Microsecond Memory Dec 527(R)

U

Ultrasonic Delay Lines, Magnetostrictive, for a PGM System Sep 329
 Unifluxor, Permanent Memory Element Dec 527(R)
 Univac-LARC System, Design of Sep 383(R), Sep 384(R)

V

Vacuum Valves in Pulse Technique Mar 131(R)
 Visual Signals, Automatic Control by Dec 525(R)

Z

Z Transforms, Digital Programming for the Inversion of Sep 373

INFORMATION FOR AUTHORS

IRE TRANSACTIONS ON ELECTRONIC COMPUTERS is published quarterly, in March, June, September, and December, with a distribution of over 9000 copies, largely to engineers, logicians, and supervisors in the computer field. Its scope includes the design, theory, and practice of electronic computers and data-processing machines, digital and analog, and parts of certain related disciplines such as switching theory and pulse circuits.

If a paper of widespread interest beyond the computer field is submitted, it will be recommended to the Editor of PROCEEDINGS OF THE IRE for publication. If our reviewers feel that a paper should be submitted to a different IRE TRANSACTIONS, we will so recommend to the author.

Publication time in IRE TRANSACTIONS ON ELECTRONIC COMPUTERS, from receipt of the original manuscript to mailing of the issue, is normally in excess of 5 months, but can be made as little as 3½ months if the occasion demands and the manuscript is carefully prepared.

To avoid delay, please be guided by the following suggestions:

A. Process for Submission of a Technical Paper

- 1) Send to the Editor three copies of your manuscript, each copy complete with illustrations. (For Letters to the Editor, two copies will do.)
- 2) Enclose originals for the illustrations, in the style described below. Alternatively, be ready to send the originals immediately upon acceptance of the paper.
- 3) Enclose a separate sheet giving your preferred address for correspondence and return of proofs.
- 4) Enclose a technical biography and photograph of each author, or be ready to supply these upon acceptance of the paper. For biography style, see any IRE journal.
- 5) If the manuscript has been presented, published, or submitted for publication elsewhere, please so inform the Editor. Our primary objective is to publish technical material not available elsewhere, but on occasion we publish papers of unusual merit that have appeared or will appear before other audiences.

B. Style for Manuscript

- 1) Typewrite, double or 1½ space; use one side of sheet only. (Good office-duplicated copies are acceptable.)
- 2) Provide an informative 100- to 250-word summary (abstract) at the head of the manuscript. It will appear with the paper and also separately in PROCEEDINGS OF THE IRE.
- 3) Provide a separate double-spaced sheet listing all footnotes, beginning with “*Received by the PGEC _____,” and “†(Affiliation of author),” and continuing with numbered references. Acknowledgment of financial support is often placed at the end of the asterisk footnote.
- 4) References may appear as numbered footnotes, or in a separate bibliography at the end of the paper, with items referred to by numerals in square brackets, *e.g.*, [12]. In either case, references should be complete, and in IRE style.
Style for papers: Author (with initials first), title, journal title, volume number, inclusive page numbers; month, year.
Style for books: Author, title, publisher, location, year; page or chapter numbers (if desired).
See this or previous issues for further examples.
- 5) Provide a separate sheet listing all figure captions, in proper style for the typesetter, *e.g.*: “Fig. 1—Example of a disjoint and distraught manifold.”

C. Style for Illustrations

- 1) Originals for illustrations should be sharp, noise-free, and of good contrast. We regret that we cannot provide drafting or art service.
- 2) Line drawings should be in India ink on drafting cloth, paper, or board. Use 8½×11 inch size sheets if possible, to simplify handling of the manuscript.
- 3) On graphs, show only the coordinate axes, or at most the major grid lines, to avoid a dense, hard-to-read result.
- 4) All lettering should be large enough to permit legible reduction of the figure to column width, perhaps as much as 4:1.
- 5) Photographs should be glossy prints, of good contrast and gradation, and any reasonable size.
- 6) Number each original on the back, or at the bottom of the front.
- 7) Note item B-5 above. Captions lettered on figures will be blocked out in reproduction, in favor of typeset captions.

Mail all manuscripts to:

Dr. Howard E. Tompkins, *Editor*
IRE TRANSACTIONS ON ELECTRONIC COMPUTERS
Electrical Engineering Department
University of New Mexico
Albuquerque, N. Mex.

Affiliate Status

Members of the professional societies listed below, who are not IRE members, may become AFFILIATES of the PGEC (Professional Group on Electronic Computers), and thus receive IRE TRANSACTIONS ON ELECTRONIC COMPUTERS, by payment of \$8.50 annually. Apply to IRE Headquarters, 1 East 79th St., New York 21, N. Y.
(IRE members who join PGEC are currently assessed \$4.00 per year.)

Professional Societies Approved for Affiliates to PGEC

American Institute of Electrical Engineers
American Management Society
American Mathematical Society
American Physical Society
American Society of Mechanical Engineers
Association for Computing Machinery
Institute of the Aeronautical Sciences

Institution of Electrical Engineers (London)
Instrument Society of America
Mathematical Association of America
National Association of Accountants
National Machine Accountants Association
Operations Research Society of America
Society for Industrial and Applied Mathematics

Society of Automotive Engineers

IRE TRANSACTIONS ON ELECTRONIC COMPUTERS

Volume EC-9

December, 1960

Number 4

REVIEWS OF BOOKS AND PAPERS IN THE COMPUTER FIELD

COMBINATIONAL SWITCHING CIRCUIT THEORY AND BOOLEAN ALGEBRA

- A Functional Canonical Form, H. Allen Curtis.....Reviewed by Bernard Harris 515
 Applied Boolean Algebra, an Elementary Introduction, book by Franz E. Hohn...Reviewed by E. J. Smith 515
 Algebraic Topological Methods in Synthesis, J. Paul Roth.....Reviewed by T. H. Mott, Jr. 516
 Encoding of Incompletely Specified Boolean Matrices, T. A. Dolotta and E. J. McCluskey, Jr.....Reviewed by I. L. Lebow and T. C. Bartee 517
 Machine Analysis of Switching Circuits, P. P. Parkhomenko
 The Analysis and Synthesis of Certain Discrete Contactless Circuits, B. I. Rameev and Yu. A. Shreider
 Minimization to the Boolean Functions Characterizing Switching Circuits, M. A. Gavrilov.....Reviewed by T. C. Bartee 517
 Symmetric Switching Functions, Matrix Logic V, E. J. Schubert.....Reviewed by John Earle 518

SEQUENTIAL SWITCHING CIRCUIT THEORY AND ITERATIVE CIRCUITS

- Matrix Algebra of Sequential Logic, Matrix Logic III, E. J. Schubert.....Reviewed by William H. Kautz 519
 A Theory of Asynchronous Circuits, D. E. Muller and W. S. Bartky.....Reviewed by T. H. Crowley 519
 The Logic of Fixed and Growing Automata, Arthur W. Burks.....Reviewed by Robert McNaughton 520

PATTERN RECOGNITION AND LEARNING THEORY

- The Historical Development and Predicted State-of-the-Art of the General Purpose Digital Computer, C. P. Bourne and D. Ford.....Reviewed by J. P. Eckert 520
 Communications Within a Polymorphic Intellectronic System, G. P. West and R. J. Koerner.....Reviewed by J. L. Smith 520
 Horizons in Computer System Design, Walter F. Bauer.....Reviewed by W. A. Notz 521
 Organization of Computer Systems—the Fixed Plus Variable Structure Computer, Gerald Estrin.....Reviewed by R. B. Lazarus 521
 Digital Computer Principles, book by Wayne C. Irwin.....Reviewed by William L. Kilmer 521
 A Built-In Table Look-Up Arithmetic Unit, R. C. Jackson, W. H. Rhodes, Jr., W. D. Winger, and J. G. Brenza.....Reviewed by A. W. Roberts 522
 Use of a Computer to Design Character Recognition Logic, R. J. Evey.....Reviewed by Worthie Doyle 522
 Symbolic Logic in Language Engineering, H. M. Searne.....Reviewed by Calvin N. Mooers 522

DIGITAL COMPUTER SYSTEMS

- Automatic System and Logical Design Techniques for the RW-33 Computer System, T. A. Connolly
 The R-W Logic Simulation Program, H. Adler, H. Jacobs, and J. Katz.....Reviewed by R. K. Richards 523
 Two Theorems of Statistical Separability in the Perceptron, F. Rosenblatt...Reviewed by Alan G. Konheim 523
 Self-Organizing Systems: Proceedings of an Interdisciplinary Conference, M. C. Yovits and S. Cameron, Eds.....Reviewed by A. A. Mullin 523
 A Self-Organizing Binary System, Richard L. Mattson.....Reviewed by W. A. Clark 524
 Automatic Control by Visual Signals, W. K. Taylor.....Reviewed by L. D. Harmon 525
 Pandemonium, A Paradigm for Learning, O. G. Selfridge.....Reviewed by Oscar Firschein 525

CIRCUITS

- Selected Semiconductor Circuits Handbook, Seymour Schwartz, Ed.....Reviewed by J. L. Walsh 525
 Integrated Magnetic Circuits for Synchronous Sequential Logic Machines, U. F. Gianola.....Reviewed by Arthur W. Lo 526
 Negative-Resistance Elements as Digital Computer Components, Morton H. Lewin.....Reviewed by W. F. Chow 526
 On Microelectronic Components, Interconnections, and System Fabrication, Kenneth R. Shoulders.....Reviewed by Peter B. Myers 526
 Chemical Switches, B. K. Green, E. Berman, B. Katchen, L. Schleicher, and J. J. Stansbrey.....Reviewed by Leon Lapidus 527

MEMORIES

- Characteristics of a Multiple Magnetic Plane Thin Film Memory Device, K. D. Broadbent, S. Shohara and G. Wolfe.....Reviewed by Arthur V. Pohm 527
 A Tunnel Diode Tenth Microsecond Memory, M. M. Kaufman.....Reviewed by R. E. McMahon 527
 Unifluxor: A Permanent Memory Element, A. Renard and W. J. Neumann...Reviewed by Andrew H. Bobeck 527
 A Word-Oriented Transistor Driven Non-Destructive Readout Memory, T. C. Penn and D. G. Fischer...Reviewed by Donal A. Meier 528

PROGRAMMING

- Mathematical Methods for Digital Computers, A. Ralston and H. S. Wilf, Eds.....Reviewed by Forman S. Acton 528
 The Generation of Pseudo-Random Numbers on Electronic Digital Computers, A. R. Edmonds.....Reviewed by Neal Zierler 529

ANALOG COMPUTER SYSTEMS

- An Analog Computer Nyquist Plotter, E. A. Goldberg.....Reviewed by William K. Linvill 529
 An On-Line Solid-State Analog Computer for Automatic Gas Flow Compensation, F. P. Simmons.....Reviewed by Herbert M. Teager 529
 "Anatran"—First Step in Breeding the "Digialog," L. A. Ohlinger.....Reviewed by T. D. Truitt 530

(See front cover for main contents of issue)